Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 22 13:41:21 2021
| Host         : 21-10244 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gtwizard_0_exdes_timing_summary_routed.rpt -pb gtwizard_0_exdes_timing_summary_routed.pb -rpx gtwizard_0_exdes_timing_summary_routed.rpx -warn_on_violation
| Design       : gtwizard_0_exdes
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.817        0.000                      0                 1092        0.080        0.000                      0                 1092        0.023        0.000                       0                   623  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                             ------------         ----------      --------------
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                         {0.000 3.125}        6.250           160.000         
drpclk_in_i                                                                                       {0.000 3.125}        6.250           160.000         
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 3.125}        6.250           160.000         
  clkfbout                                                                                        {0.000 3.125}        6.250           160.000         
  clkout0                                                                                         {0.000 1.563}        3.125           320.000         
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 1.563}        3.125           320.000         
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                                                                                                                                                     4.757        0.000                       0                     2  
drpclk_in_i                                                                                       3.439        0.000                      0                  569        0.108        0.000                      0                  569        0.536        0.000                       0                   276  
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK                                                                                                                                                    1.625        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                    5.179        0.000                       0                     2  
  clkout0                                                                                         1.065        0.000                      0                  385        0.080        0.000                      0                  385        0.023        0.000                       0                   271  
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK        1.192        0.000                      0                  135        0.108        0.000                      0                  135        0.023        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout0            clkout0                  0.817        0.000                      0                    3        1.245        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { Q0_CLK1_GTREFCLK_PAD_P_IN }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.250       4.757      GTXE2_COMMON_X0Y0  gtwizard_0_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.250       4.842      IBUFDS_GTE2_X0Y1   gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        3.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.388ns (16.852%)  route 1.914ns (83.148%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 10.476 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.384     7.075    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.167    10.476    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.251    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X138Y151       FDRE (Setup_fdre_C_CE)      -0.178    10.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.388ns (16.852%)  route 1.914ns (83.148%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 10.476 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.384     7.075    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.167    10.476    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[17]/C
                         clock pessimism              0.251    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X138Y151       FDRE (Setup_fdre_C_CE)      -0.178    10.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.388ns (16.852%)  route 1.914ns (83.148%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 10.476 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.384     7.075    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.167    10.476    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[18]/C
                         clock pessimism              0.251    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X138Y151       FDRE (Setup_fdre_C_CE)      -0.178    10.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.388ns (17.508%)  route 1.828ns (82.492%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 10.476 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.297     6.989    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.167    10.476    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism              0.251    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X138Y150       FDRE (Setup_fdre_C_CE)      -0.178    10.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.388ns (17.508%)  route 1.828ns (82.492%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 10.476 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.297     6.989    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.167    10.476    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]/C
                         clock pessimism              0.251    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X138Y150       FDRE (Setup_fdre_C_CE)      -0.178    10.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.388ns (17.508%)  route 1.828ns (82.492%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 10.476 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.297     6.989    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.167    10.476    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism              0.251    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X138Y150       FDRE (Setup_fdre_C_CE)      -0.178    10.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.388ns (17.508%)  route 1.828ns (82.492%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 10.476 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.297     6.989    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.167    10.476    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]/C
                         clock pessimism              0.251    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X138Y150       FDRE (Setup_fdre_C_CE)      -0.178    10.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.388ns (16.939%)  route 1.903ns (83.061%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 10.648 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.372     7.063    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.339    10.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[10]/C
                         clock pessimism              0.349    10.998    
                         clock uncertainty           -0.035    10.962    
    SLICE_X138Y149       FDRE (Setup_fdre_C_CE)      -0.178    10.784    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.388ns (16.939%)  route 1.903ns (83.061%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 10.648 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.372     7.063    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.339    10.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[11]/C
                         clock pessimism              0.349    10.998    
                         clock uncertainty           -0.035    10.962    
    SLICE_X138Y149       FDRE (Setup_fdre_C_CE)      -0.178    10.784    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.388ns (16.939%)  route 1.903ns (83.061%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 10.648 - 6.250 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.475     4.773    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y147       FDRE (Prop_fdre_C_Q)         0.259     5.032 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=4, routed)           0.629     5.660    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[2]
    SLICE_X140Y148       LUT4 (Prop_lut4_I0_O)        0.043     5.703 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.464     6.167    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X139Y150       LUT6 (Prop_lut6_I5_O)        0.043     6.210 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=1, routed)           0.438     6.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X139Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.691 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.372     7.063    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X138Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         1.339    10.648    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X138Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]/C
                         clock pessimism              0.349    10.998    
                         clock uncertainty           -0.035    10.962    
    SLICE_X138Y149       FDRE (Setup_fdre_C_CE)      -0.178    10.784    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  3.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.646     2.143    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X139Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y147       FDRE (Prop_fdre_C_Q)         0.100     2.243 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.298    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X139Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.866     2.520    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X139Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.376     2.143    
    SLICE_X139Y147       FDRE (Hold_fdre_C_D)         0.047     2.190    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.591     2.088    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X135Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y155       FDRE (Prop_fdre_C_Q)         0.100     2.188 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.243    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X135Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.791     2.445    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X135Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.356     2.088    
    SLICE_X135Y155       FDRE (Hold_fdre_C_D)         0.047     2.135    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/recclk_mon_count_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.256%)  route 0.182ns (58.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.646     2.143    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X143Y148       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y148       FDRE (Prop_fdre_C_Q)         0.100     2.243 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=23, routed)          0.182     2.426    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/rx_state[0]
    SLICE_X143Y150       LUT6 (Prop_lut6_I3_O)        0.028     2.454 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/recclk_mon_count_reset_i_1/O
                         net (fo=1, routed)           0.000     2.454    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock_n_2
    SLICE_X143Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/recclk_mon_count_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.793     2.447    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X143Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/recclk_mon_count_reset_reg/C
                         clock pessimism             -0.164     2.282    
    SLICE_X143Y150       FDRE (Hold_fdre_C_D)         0.060     2.342    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/recclk_mon_count_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.646     2.143    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/gt0_drpclk_in
    SLICE_X140Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y147       FDRE (Prop_fdre_C_Q)         0.100     2.243 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.304    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X140Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.866     2.520    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/gt0_drpclk_in
    SLICE_X140Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.376     2.143    
    SLICE_X140Y147       FDRE (Hold_fdre_C_D)         0.047     2.190    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.645     2.142    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/gt0_drpclk_in
    SLICE_X140Y145       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y145       FDRE (Prop_fdre_C_Q)         0.100     2.242 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.303    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X140Y145       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.865     2.519    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/gt0_drpclk_in
    SLICE_X140Y145       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.376     2.142    
    SLICE_X140Y145       FDRE (Hold_fdre_C_D)         0.047     2.189    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.592     2.089    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X144Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y151       FDRE (Prop_fdre_C_Q)         0.100     2.189 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.250    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X144Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.793     2.447    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X144Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.357     2.089    
    SLICE_X144Y151       FDRE (Hold_fdre_C_D)         0.047     2.136    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/mmcm_reset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.396%)  route 0.189ns (59.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.646     2.143    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X141Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.100     2.243 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/Q
                         net (fo=21, routed)          0.189     2.432    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/rx_state[2]
    SLICE_X140Y151       LUT5 (Prop_lut5_I0_O)        0.028     2.460 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/mmcm_reset_i_i_1/O
                         net (fo=1, routed)           0.000     2.460    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/mmcm_reset_i_i_1_n_0
    SLICE_X140Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/mmcm_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.793     2.447    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X140Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/mmcm_reset_i_reg/C
                         clock pessimism             -0.164     2.282    
    SLICE_X140Y151       FDRE (Hold_fdre_C_D)         0.060     2.342    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/mmcm_reset_i_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.156ns (34.899%)  route 0.291ns (65.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.592     2.089    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X144Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.100     2.189 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[28]/Q
                         net (fo=3, routed)           0.123     2.312    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[28]
    SLICE_X145Y149       LUT6 (Prop_lut6_I0_O)        0.028     2.340 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_3/O
                         net (fo=1, routed)           0.168     2.508    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_3_n_0
    SLICE_X143Y147       LUT4 (Prop_lut4_I2_O)        0.028     2.536 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_1/O
                         net (fo=1, routed)           0.000     2.536    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_1_n_0
    SLICE_X143Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.866     2.520    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X143Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_reg/C
                         clock pessimism             -0.164     2.355    
    SLICE_X143Y147       FDRE (Hold_fdre_C_D)         0.060     2.415    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_reg
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/RXUSERRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.925%)  route 0.201ns (61.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.646     2.143    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X141Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.100     2.243 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/Q
                         net (fo=21, routed)          0.201     2.444    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/rx_state[2]
    SLICE_X141Y151       LUT5 (Prop_lut5_I2_O)        0.028     2.472 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/RXUSERRDY_i_1/O
                         net (fo=1, routed)           0.000     2.472    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/RXUSERRDY_i_1_n_0
    SLICE_X141Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/RXUSERRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.793     2.447    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_drpclk_in
    SLICE_X141Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism             -0.164     2.282    
    SLICE_X141Y151       FDRE (Hold_fdre_C_D)         0.060     2.342    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.592     2.089    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/gt0_drpclk_in
    SLICE_X142Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y152       FDRE (Prop_fdre_C_Q)         0.118     2.207 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.262    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync1
    SLICE_X142Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=275, routed)         0.793     2.447    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/gt0_drpclk_in
    SLICE_X142Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.357     2.089    
    SLICE_X142Y152       FDRE (Hold_fdre_C_D)         0.042     2.131    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         6.250       0.536      GTXE2_CHANNEL_X0Y0  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         6.250       4.757      GTXE2_COMMON_X0Y0   gtwizard_0_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.408         6.250       4.842      BUFGCTRL_X0Y0       DRP_CLK_BUFG/I
Min Period        n/a     FDRE/C                       n/a            0.750         6.250       5.500      SLICE_X144Y163      gtwizard_0_support_i/common_reset_i/common_reset_asserted_reg/C
Min Period        n/a     FDRE/C                       n/a            0.750         6.250       5.500      SLICE_X143Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            0.750         6.250       5.500      SLICE_X142Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[4]/C
Min Period        n/a     FDRE/C                       n/a            0.750         6.250       5.500      SLICE_X140Y145      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Min Period        n/a     FDRE/C                       n/a            0.750         6.250       5.500      SLICE_X140Y145      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Min Period        n/a     FDRE/C                       n/a            0.750         6.250       5.500      SLICE_X140Y145      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
Min Period        n/a     FDRE/C                       n/a            0.750         6.250       5.500      SLICE_X142Y152      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X135Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X135Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X135Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X141Y158      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X141Y157      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X141Y157      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X142Y152      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X142Y152      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X138Y168      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         3.125       2.725      SLICE_X149Y149      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X143Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X142Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X143Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X142Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[3]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X142Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[4]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X142Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[5]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X144Y143      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X144Y143      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[3]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X142Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[6]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         3.125       2.775      SLICE_X143Y163      gtwizard_0_support_i/common_reset_i/init_wait_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  To Clock:  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424         6.250       3.826      GTXE2_CHANNEL_X0Y0  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408         6.250       4.842      BUFGCTRL_X0Y3       gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y3  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y3  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y3  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y3  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 gt0_frame_check/rx_data_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.459ns (22.521%)  route 1.579ns (77.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 7.980 - 3.125 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.301     5.330    gt0_frame_check/CLK0_OUT
    SLICE_X144Y154       FDRE                                         r  gt0_frame_check/rx_data_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y154       FDRE (Prop_fdre_C_Q)         0.204     5.534 f  gt0_frame_check/rx_data_r2_reg[31]/Q
                         net (fo=5, routed)           0.543     6.077    gt0_frame_check/p_1_in[15]
    SLICE_X144Y157       LUT5 (Prop_lut5_I0_O)        0.126     6.203 r  gt0_frame_check/sel[1]_i_21/O
                         net (fo=2, routed)           0.247     6.450    gt0_frame_check/sel[1]_i_21_n_0
    SLICE_X144Y157       LUT6 (Prop_lut6_I4_O)        0.043     6.493 r  gt0_frame_check/sel[1]_i_19/O
                         net (fo=3, routed)           0.349     6.842    gt0_frame_check/sel[1]_i_19_n_0
    SLICE_X143Y154       LUT6 (Prop_lut6_I5_O)        0.043     6.885 r  gt0_frame_check/sel[0]_i_2/O
                         net (fo=1, routed)           0.440     7.325    gt0_frame_check/sel[0]_i_2_n_0
    SLICE_X145Y154       LUT6 (Prop_lut6_I0_O)        0.043     7.368 r  gt0_frame_check/sel[0]_i_1/O
                         net (fo=1, routed)           0.000     7.368    gt0_frame_check/sel[0]_i_1_n_0
    SLICE_X145Y154       FDRE                                         r  gt0_frame_check/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.167     7.980    gt0_frame_check/CLK0_OUT
    SLICE_X145Y154       FDRE                                         r  gt0_frame_check/sel_reg[0]/C
                         clock pessimism              0.454     8.434    
                         clock uncertainty           -0.035     8.399    
    SLICE_X145Y154       FDRE (Setup_fdre_C_D)        0.034     8.433    gt0_frame_check/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.223ns (13.386%)  route 1.443ns (86.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 7.980 - 3.125 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.299     5.328    gt0_frame_check/CLK0_OUT
    SLICE_X145Y159       FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y159       FDRE (Prop_fdre_C_Q)         0.223     5.551 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=73, routed)          1.443     6.994    gt0_frame_check/system_reset_r2
    SLICE_X142Y154       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.167     7.980    gt0_frame_check/CLK0_OUT
    SLICE_X142Y154       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[11]/C
                         clock pessimism              0.427     8.407    
                         clock uncertainty           -0.035     8.372    
    SLICE_X142Y154       FDRE (Setup_fdre_C_R)       -0.281     8.091    gt0_frame_check/rx_data_r3_reg[11]
  -------------------------------------------------------------------
                         required time                          8.091    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.223ns (13.386%)  route 1.443ns (86.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 7.980 - 3.125 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.299     5.328    gt0_frame_check/CLK0_OUT
    SLICE_X145Y159       FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y159       FDRE (Prop_fdre_C_Q)         0.223     5.551 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=73, routed)          1.443     6.994    gt0_frame_check/system_reset_r2
    SLICE_X142Y154       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.167     7.980    gt0_frame_check/CLK0_OUT
    SLICE_X142Y154       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[20]/C
                         clock pessimism              0.427     8.407    
                         clock uncertainty           -0.035     8.372    
    SLICE_X142Y154       FDRE (Setup_fdre_C_R)       -0.281     8.091    gt0_frame_check/rx_data_r3_reg[20]
  -------------------------------------------------------------------
                         required time                          8.091    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.223ns (13.386%)  route 1.443ns (86.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 7.980 - 3.125 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.299     5.328    gt0_frame_check/CLK0_OUT
    SLICE_X145Y159       FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y159       FDRE (Prop_fdre_C_Q)         0.223     5.551 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=73, routed)          1.443     6.994    gt0_frame_check/system_reset_r2
    SLICE_X142Y154       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.167     7.980    gt0_frame_check/CLK0_OUT
    SLICE_X142Y154       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[4]/C
                         clock pessimism              0.427     8.407    
                         clock uncertainty           -0.035     8.372    
    SLICE_X142Y154       FDRE (Setup_fdre_C_R)       -0.281     8.091    gt0_frame_check/rx_data_r3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.091    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.223ns (13.386%)  route 1.443ns (86.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 7.980 - 3.125 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.299     5.328    gt0_frame_check/CLK0_OUT
    SLICE_X145Y159       FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y159       FDRE (Prop_fdre_C_Q)         0.223     5.551 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=73, routed)          1.443     6.994    gt0_frame_check/system_reset_r2
    SLICE_X142Y154       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.167     7.980    gt0_frame_check/CLK0_OUT
    SLICE_X142Y154       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[7]/C
                         clock pessimism              0.427     8.407    
                         clock uncertainty           -0.035     8.372    
    SLICE_X142Y154       FDRE (Setup_fdre_C_R)       -0.281     8.091    gt0_frame_check/rx_data_r3_reg[7]
  -------------------------------------------------------------------
                         required time                          8.091    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 gt0_frame_check/rx_data_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.459ns (23.054%)  route 1.532ns (76.946%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 7.980 - 3.125 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.301     5.330    gt0_frame_check/CLK0_OUT
    SLICE_X144Y154       FDRE                                         r  gt0_frame_check/rx_data_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y154       FDRE (Prop_fdre_C_Q)         0.204     5.534 f  gt0_frame_check/rx_data_r2_reg[31]/Q
                         net (fo=5, routed)           0.543     6.077    gt0_frame_check/p_1_in[15]
    SLICE_X144Y157       LUT5 (Prop_lut5_I0_O)        0.126     6.203 r  gt0_frame_check/sel[1]_i_21/O
                         net (fo=2, routed)           0.111     6.314    gt0_frame_check/sel[1]_i_21_n_0
    SLICE_X144Y157       LUT5 (Prop_lut5_I0_O)        0.043     6.357 r  gt0_frame_check/sel[1]_i_7/O
                         net (fo=2, routed)           0.432     6.789    gt0_frame_check/sel[1]_i_7_n_0
    SLICE_X143Y154       LUT5 (Prop_lut5_I0_O)        0.043     6.832 r  gt0_frame_check/sel[1]_i_2/O
                         net (fo=1, routed)           0.446     7.278    gt0_frame_check/sel[1]_i_2_n_0
    SLICE_X145Y154       LUT6 (Prop_lut6_I0_O)        0.043     7.321 r  gt0_frame_check/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     7.321    gt0_frame_check/sel[1]_i_1_n_0
    SLICE_X145Y154       FDRE                                         r  gt0_frame_check/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.167     7.980    gt0_frame_check/CLK0_OUT
    SLICE_X145Y154       FDRE                                         r  gt0_frame_check/sel_reg[1]/C
                         clock pessimism              0.454     8.434    
                         clock uncertainty           -0.035     8.399    
    SLICE_X145Y154       FDRE (Setup_fdre_C_D)        0.033     8.432    gt0_frame_check/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.388ns (22.673%)  route 1.323ns (77.327%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.475     5.504    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y144       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y144       FDRE (Prop_fdre_C_Q)         0.259     5.763 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.552     6.315    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X137Y145       LUT6 (Prop_lut6_I2_O)        0.043     6.358 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.149     6.507    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X137Y145       LUT5 (Prop_lut5_I4_O)        0.043     6.550 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.243     6.793    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X138Y145       LUT2 (Prop_lut2_I0_O)        0.043     6.836 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.379     7.215    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X136Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.339     8.152    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.452     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X136Y147       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.388ns (23.425%)  route 1.268ns (76.575%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.475     5.504    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y144       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y144       FDRE (Prop_fdre_C_Q)         0.259     5.763 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.552     6.315    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X137Y145       LUT6 (Prop_lut6_I2_O)        0.043     6.358 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.149     6.507    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X137Y145       LUT5 (Prop_lut5_I4_O)        0.043     6.550 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.243     6.793    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X138Y145       LUT2 (Prop_lut2_I0_O)        0.043     6.836 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.324     7.160    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X136Y146       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.339     8.152    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y146       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.452     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X136Y146       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.388ns (23.425%)  route 1.268ns (76.575%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.475     5.504    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y144       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y144       FDRE (Prop_fdre_C_Q)         0.259     5.763 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.552     6.315    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X137Y145       LUT6 (Prop_lut6_I2_O)        0.043     6.358 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.149     6.507    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X137Y145       LUT5 (Prop_lut5_I4_O)        0.043     6.550 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.243     6.793    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X138Y145       LUT2 (Prop_lut2_I0_O)        0.043     6.836 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.324     7.160    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X136Y146       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.339     8.152    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y146       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.452     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X136Y146       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.388ns (23.425%)  route 1.268ns (76.575%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.475     5.504    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y144       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y144       FDRE (Prop_fdre_C_Q)         0.259     5.763 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.552     6.315    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X137Y145       LUT6 (Prop_lut6_I2_O)        0.043     6.358 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.149     6.507    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X137Y145       LUT5 (Prop_lut5_I4_O)        0.043     6.550 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.243     6.793    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X138Y145       LUT2 (Prop_lut2_I0_O)        0.043     6.836 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.324     7.160    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X136Y146       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.339     8.152    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y146       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.452     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X136Y146       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  1.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[9]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.444%)  route 0.111ns (52.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.591     2.215    gt0_frame_check/CLK0_OUT
    SLICE_X141Y155       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y155       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  gt0_frame_check/rx_data_r3_reg[9]/Q
                         net (fo=2, routed)           0.111     2.426    gt0_frame_check/rx_data_r3[9]
    SLICE_X138Y155       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[9]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.792     2.737    gt0_frame_check/CLK0_OUT
    SLICE_X138Y155       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[9]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
                         clock pessimism             -0.489     2.248    
    SLICE_X138Y155       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.346    gt0_frame_check/rx_data_r5_reg[9]_srl2___gt0_frame_check_rx_data_r5_reg_r
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[12]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.373%)  route 0.116ns (53.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.591     2.215    gt0_frame_check/CLK0_OUT
    SLICE_X140Y154       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y154       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  gt0_frame_check/rx_data_r3_reg[12]/Q
                         net (fo=2, routed)           0.116     2.431    gt0_frame_check/rx_data_r3[12]
    SLICE_X138Y155       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[12]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.792     2.737    gt0_frame_check/CLK0_OUT
    SLICE_X138Y155       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[12]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
                         clock pessimism             -0.489     2.248    
    SLICE_X138Y155       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.350    gt0_frame_check/rx_data_r5_reg[12]_srl2___gt0_frame_check_rx_data_r5_reg_r
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[29]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.590     2.214    gt0_frame_check/CLK0_OUT
    SLICE_X143Y158       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  gt0_frame_check/rx_data_r3_reg[29]/Q
                         net (fo=2, routed)           0.100     2.414    gt0_frame_check/rx_data_r3[29]
    SLICE_X142Y157       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[29]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.791     2.736    gt0_frame_check/CLK0_OUT
    SLICE_X142Y157       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[29]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
                         clock pessimism             -0.508     2.228    
    SLICE_X142Y157       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.327    gt0_frame_check/rx_data_r5_reg[29]_srl2___gt0_frame_check_rx_data_r5_reg_r
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[24]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.590     2.214    gt0_frame_check/CLK0_OUT
    SLICE_X143Y158       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y158       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  gt0_frame_check/rx_data_r3_reg[24]/Q
                         net (fo=2, routed)           0.095     2.409    gt0_frame_check/rx_data_r3[24]
    SLICE_X142Y157       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[24]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.791     2.736    gt0_frame_check/CLK0_OUT
    SLICE_X142Y157       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[24]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
                         clock pessimism             -0.508     2.228    
    SLICE_X142Y157       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.320    gt0_frame_check/rx_data_r5_reg[24]_srl2___gt0_frame_check_rx_data_r5_reg_r
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[17]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.591     2.215    gt0_frame_check/CLK0_OUT
    SLICE_X141Y156       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y156       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  gt0_frame_check/rx_data_r3_reg[17]/Q
                         net (fo=2, routed)           0.101     2.416    gt0_frame_check/rx_data_r3[17]
    SLICE_X142Y156       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[17]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.792     2.737    gt0_frame_check/CLK0_OUT
    SLICE_X142Y156       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[17]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
                         clock pessimism             -0.508     2.229    
    SLICE_X142Y156       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.327    gt0_frame_check/rx_data_r5_reg[17]_srl2___gt0_frame_check_rx_data_r5_reg_r
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.591     2.215    gt0_frame_check/CLK0_OUT
    SLICE_X141Y155       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y155       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  gt0_frame_check/rx_data_r3_reg[1]/Q
                         net (fo=2, routed)           0.101     2.416    gt0_frame_check/rx_data_r3[1]
    SLICE_X142Y155       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.792     2.737    gt0_frame_check/CLK0_OUT
    SLICE_X142Y155       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
                         clock pessimism             -0.508     2.229    
    SLICE_X142Y155       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.327    gt0_frame_check/rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r5_reg_r
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[23]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.383%)  route 0.142ns (54.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.590     2.214    gt0_frame_check/CLK0_OUT
    SLICE_X142Y158       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y158       FDRE (Prop_fdre_C_Q)         0.118     2.332 r  gt0_frame_check/rx_data_r3_reg[23]/Q
                         net (fo=2, routed)           0.142     2.474    gt0_frame_check/rx_data_r3[23]
    SLICE_X142Y156       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[23]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.792     2.737    gt0_frame_check/CLK0_OUT
    SLICE_X142Y156       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[23]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
                         clock pessimism             -0.508     2.229    
    SLICE_X142Y156       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.383    gt0_frame_check/rx_data_r5_reg[23]_srl2___gt0_frame_check_rx_data_r5_reg_r
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[19]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.591     2.215    gt0_frame_check/CLK0_OUT
    SLICE_X143Y156       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y156       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  gt0_frame_check/rx_data_r3_reg[19]/Q
                         net (fo=2, routed)           0.100     2.415    gt0_frame_check/rx_data_r3[19]
    SLICE_X142Y156       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[19]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.792     2.737    gt0_frame_check/CLK0_OUT
    SLICE_X142Y156       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[19]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
                         clock pessimism             -0.511     2.226    
    SLICE_X142Y156       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.321    gt0_frame_check/rx_data_r5_reg[19]_srl2___gt0_frame_check_rx_data_r5_reg_r
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.591     2.215    gt0_frame_check/CLK0_OUT
    SLICE_X143Y155       FDRE                                         r  gt0_frame_check/rx_data_r3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y155       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  gt0_frame_check/rx_data_r3_reg[3]/Q
                         net (fo=2, routed)           0.101     2.416    gt0_frame_check/rx_data_r3[3]
    SLICE_X142Y155       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.792     2.737    gt0_frame_check/CLK0_OUT
    SLICE_X142Y155       SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
                         clock pessimism             -0.511     2.226    
    SLICE_X142Y155       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.321    gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r5_reg_r
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.646     2.270    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X137Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y147       FDRE (Prop_fdre_C_Q)         0.100     2.370 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.425    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X137Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.866     2.811    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X137Y147       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.541     2.270    
    SLICE_X137Y147       FDRE (Hold_fdre_C_D)         0.047     2.317    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.125       0.023      GTXE2_CHANNEL_X0Y0  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.125       0.023      GTXE2_CHANNEL_X0Y0  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.408         3.125       1.717      BUFGCTRL_X0Y1       gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X143Y157      gt0_frame_check/rx_data_r2_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X144Y154      gt0_frame_check/rx_data_r2_reg[31]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X140Y158      gt0_frame_check/rx_data_r4_reg_r/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X140Y158      gt0_frame_check/rx_data_r6_reg_r/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X145Y157      gt0_frame_check/rx_data_r_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X144Y156      gt0_frame_check/rx_data_r_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X142Y155      gt0_frame_check/rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[10]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[11]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[12]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[13]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[14]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[15]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X142Y156      gt0_frame_check/rx_data_r5_reg[16]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X142Y156      gt0_frame_check/rx_data_r5_reg[17]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X142Y156      gt0_frame_check/rx_data_r5_reg[18]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X142Y155      gt0_frame_check/rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[10]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[11]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[12]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[13]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[14]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X138Y155      gt0_frame_check/rx_data_r5_reg[15]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X142Y156      gt0_frame_check/rx_data_r5_reg[16]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X142Y156      gt0_frame_check/rx_data_r5_reg[17]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.562       0.920      SLICE_X142Y156      gt0_frame_check/rx_data_r5_reg[18]_srl2___gt0_frame_check_rx_data_r5_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.352ns (21.061%)  route 1.319ns (78.939%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.390     3.946    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.171     5.375    
                         clock uncertainty           -0.035     5.340    
    SLICE_X137Y150       FDRE (Setup_fdre_C_CE)      -0.201     5.139    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.352ns (21.061%)  route 1.319ns (78.939%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.390     3.946    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.171     5.375    
                         clock uncertainty           -0.035     5.340    
    SLICE_X137Y150       FDRE (Setup_fdre_C_CE)      -0.201     5.139    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.352ns (21.061%)  route 1.319ns (78.939%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.390     3.946    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.171     5.375    
                         clock uncertainty           -0.035     5.340    
    SLICE_X137Y150       FDRE (Setup_fdre_C_CE)      -0.201     5.139    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.352ns (21.061%)  route 1.319ns (78.939%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.390     3.946    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.171     5.375    
                         clock uncertainty           -0.035     5.340    
    SLICE_X137Y150       FDRE (Setup_fdre_C_CE)      -0.201     5.139    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.352ns (21.465%)  route 1.288ns (78.535%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.358     3.915    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.171     5.375    
                         clock uncertainty           -0.035     5.340    
    SLICE_X137Y152       FDRE (Setup_fdre_C_CE)      -0.201     5.139    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.352ns (21.465%)  route 1.288ns (78.535%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.358     3.915    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.171     5.375    
                         clock uncertainty           -0.035     5.340    
    SLICE_X137Y152       FDRE (Setup_fdre_C_CE)      -0.201     5.139    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.352ns (21.465%)  route 1.288ns (78.535%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.358     3.915    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.171     5.375    
                         clock uncertainty           -0.035     5.340    
    SLICE_X137Y152       FDRE (Setup_fdre_C_CE)      -0.201     5.139    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.352ns (21.465%)  route 1.288ns (78.535%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.358     3.915    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.171     5.375    
                         clock uncertainty           -0.035     5.340    
    SLICE_X137Y152       FDRE (Setup_fdre_C_CE)      -0.201     5.139    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.352ns (22.173%)  route 1.235ns (77.827%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.306     3.862    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.171     5.375    
                         clock uncertainty           -0.035     5.340    
    SLICE_X137Y154       FDRE (Setup_fdre_C_CE)      -0.201     5.139    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@3.125ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.352ns (21.839%)  route 1.260ns (78.161%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.204 - 3.125 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.300     2.275    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y151       FDRE (Prop_fdre_C_Q)         0.223     2.498 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     2.951    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X136Y151       LUT4 (Prop_lut4_I3_O)        0.043     2.994 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.361     3.354    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X136Y152       LUT4 (Prop_lut4_I0_O)        0.043     3.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.116     3.514    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X136Y152       LUT2 (Prop_lut2_I0_O)        0.043     3.557 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.330     3.887    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          1.167     5.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X137Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.196     5.400    
                         clock uncertainty           -0.035     5.365    
    SLICE_X137Y151       FDRE (Setup_fdre_C_CE)      -0.201     5.164    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.164    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.591     0.961    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X137Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y155       FDRE (Prop_fdre_C_Q)         0.100     1.061 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.116    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X137Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.792     1.203    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X137Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.242     0.961    
    SLICE_X137Y155       FDRE (Hold_fdre_C_D)         0.047     1.008    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.592     0.962    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X138Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y152       FDRE (Prop_fdre_C_Q)         0.118     1.080 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.135    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X138Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.793     1.204    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X138Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.242     0.962    
    SLICE_X138Y152       FDRE (Hold_fdre_C_D)         0.042     1.004    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.474%)  route 0.098ns (49.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.591     0.961    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X143Y153       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y153       FDRE (Prop_fdre_C_Q)         0.100     1.061 r  gt0_frame_gen/tx_data_ram_r_reg[18]/Q
                         net (fo=1, routed)           0.098     1.159    gt0_frame_gen/tx_data_ram_r[18]
    SLICE_X145Y153       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.792     1.203    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X145Y153       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[18]/C
                         clock pessimism             -0.209     0.994    
    SLICE_X145Y153       FDRE (Hold_fdre_C_D)         0.033     1.027    gt0_frame_gen/TX_DATA_OUT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 gt0_frame_gen/TX_DATA_OUT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.100ns (23.849%)  route 0.319ns (76.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.592     0.962    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X145Y152       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y152       FDRE (Prop_fdre_C_Q)         0.100     1.062 r  gt0_frame_gen/TX_DATA_OUT_reg[20]/Q
                         net (fo=1, routed)           0.319     1.381    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txdata_in[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.963     1.374    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.228     1.146    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.078     1.224    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gt0_frame_gen/TX_DATA_OUT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.100ns (23.735%)  route 0.321ns (76.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.591     0.961    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X145Y153       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y153       FDRE (Prop_fdre_C_Q)         0.100     1.061 r  gt0_frame_gen/TX_DATA_OUT_reg[19]/Q
                         net (fo=1, routed)           0.321     1.382    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txdata_in[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.963     1.374    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.228     1.146    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.078     1.224    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 gt0_frame_gen/TX_DATA_OUT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[6]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.100ns (23.735%)  route 0.321ns (76.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.592     0.962    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X145Y152       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y152       FDRE (Prop_fdre_C_Q)         0.100     1.062 r  gt0_frame_gen/TX_DATA_OUT_reg[22]/Q
                         net (fo=1, routed)           0.321     1.383    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txdata_in[5]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.963     1.374    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.228     1.146    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.078     1.224    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.246%)  route 0.098ns (51.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.591     0.961    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X143Y153       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y153       FDRE (Prop_fdre_C_Q)         0.091     1.052 r  gt0_frame_gen/tx_data_ram_r_reg[19]/Q
                         net (fo=1, routed)           0.098     1.150    gt0_frame_gen/tx_data_ram_r[19]
    SLICE_X145Y153       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.792     1.203    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X145Y153       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[19]/C
                         clock pessimism             -0.209     0.994    
    SLICE_X145Y153       FDRE (Hold_fdre_C_D)        -0.005     0.989    gt0_frame_gen/TX_DATA_OUT_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gt0_frame_gen/TX_DATA_OUT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[5]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.091ns (23.326%)  route 0.299ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.591     0.961    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X145Y153       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y153       FDRE (Prop_fdre_C_Q)         0.091     1.052 r  gt0_frame_gen/TX_DATA_OUT_reg[21]/Q
                         net (fo=1, routed)           0.299     1.351    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txdata_in[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.963     1.374    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.228     1.146    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.042     1.188    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.513%)  route 0.097ns (51.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.592     0.962    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X144Y152       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y152       FDRE (Prop_fdre_C_Q)         0.091     1.053 r  gt0_frame_gen/tx_data_ram_r_reg[21]/Q
                         net (fo=1, routed)           0.097     1.150    gt0_frame_gen/tx_data_ram_r[21]
    SLICE_X145Y153       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.792     1.203    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X145Y153       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[21]/C
                         clock pessimism             -0.228     0.975    
    SLICE_X145Y153       FDRE (Hold_fdre_C_D)         0.011     0.986    gt0_frame_gen/TX_DATA_OUT_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.274%)  route 0.107ns (51.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.592     0.962    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X144Y152       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y152       FDRE (Prop_fdre_C_Q)         0.100     1.062 r  gt0_frame_gen/tx_data_ram_r_reg[17]/Q
                         net (fo=1, routed)           0.107     1.169    gt0_frame_gen/tx_data_ram_r[17]
    SLICE_X145Y152       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=67, routed)          0.793     1.204    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X145Y152       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[17]/C
                         clock pessimism             -0.231     0.973    
    SLICE_X145Y152       FDRE (Hold_fdre_C_D)         0.032     1.005    gt0_frame_gen/TX_DATA_OUT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.125       0.023      GTXE2_CHANNEL_X0Y0  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.125       0.023      GTXE2_CHANNEL_X0Y0  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.125       0.701      GTXE2_CHANNEL_X0Y0  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.408         3.125       1.717      BUFGCTRL_X0Y2       gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X145Y153      gt0_frame_gen/TX_DATA_OUT_reg[21]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X145Y152      gt0_frame_gen/TX_DATA_OUT_reg[40]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X137Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X137Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X137Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.125       2.375      SLICE_X138Y152      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X145Y153      gt0_frame_gen/TX_DATA_OUT_reg[21]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X145Y153      gt0_frame_gen/TX_DATA_OUT_reg[21]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X145Y152      gt0_frame_gen/TX_DATA_OUT_reg[40]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X137Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X137Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X137Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X145Y152      gt0_frame_gen/TX_DATA_OUT_reg[42]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X145Y152      gt0_frame_gen/TX_DATA_OUT_reg[43]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X145Y153      gt0_frame_gen/TX_DATA_OUT_reg[44]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.562       1.162      SLICE_X145Y153      gt0_frame_gen/TX_DATA_OUT_reg[44]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y155      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y151      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y151      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y151      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y151      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y151      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y151      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y152      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y152      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.562       1.212      SLICE_X137Y152      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 1.052ns (56.494%)  route 0.810ns (43.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 7.977 - 3.125 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.471     5.500    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     6.509 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.431     6.940    gtwizard_0_support_i/gt0_rxresetdone_i
    SLICE_X145Y160       LUT1 (Prop_lut1_I0_O)        0.043     6.983 f  gtwizard_0_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.379     7.363    gtwizard_0_support_i_n_36
    SLICE_X145Y160       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.164     7.977    gt0_rxusrclk2_i
    SLICE_X145Y160       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.450     8.427    
                         clock uncertainty           -0.035     8.392    
    SLICE_X145Y160       FDCE (Recov_fdce_C_CLR)     -0.212     8.180    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 1.052ns (56.494%)  route 0.810ns (43.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 7.977 - 3.125 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.471     5.500    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     6.509 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.431     6.940    gtwizard_0_support_i/gt0_rxresetdone_i
    SLICE_X145Y160       LUT1 (Prop_lut1_I0_O)        0.043     6.983 f  gtwizard_0_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.379     7.363    gtwizard_0_support_i_n_36
    SLICE_X145Y160       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.164     7.977    gt0_rxusrclk2_i
    SLICE_X145Y160       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.450     8.427    
                         clock uncertainty           -0.035     8.392    
    SLICE_X145Y160       FDCE (Recov_fdce_C_CLR)     -0.212     8.180    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout0 rise@3.125ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 1.052ns (56.494%)  route 0.810ns (43.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 7.977 - 3.125 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.419     2.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.471 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.936    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.029 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.471     5.500    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     6.509 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.431     6.940    gtwizard_0_support_i/gt0_rxresetdone_i
    SLICE_X145Y160       LUT1 (Prop_lut1_I0_O)        0.043     6.983 f  gtwizard_0_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.379     7.363    gtwizard_0_support_i_n_36
    SLICE_X145Y160       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     3.954    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     4.037 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.265     5.302    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.375 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     6.730    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.813 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         1.164     7.977    gt0_rxusrclk2_i
    SLICE_X145Y160       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.450     8.427    
                         clock uncertainty           -0.035     8.392    
    SLICE_X145Y160       FDCE (Recov_fdce_C_CLR)     -0.212     8.180    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  0.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.631ns (62.036%)  route 0.386ns (37.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.761     2.385    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.988 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.214     3.202    gtwizard_0_support_i/gt0_rxresetdone_i
    SLICE_X145Y160       LUT1 (Prop_lut1_I0_O)        0.028     3.230 f  gtwizard_0_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.172     3.403    gtwizard_0_support_i_n_36
    SLICE_X145Y160       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.790     2.735    gt0_rxusrclk2_i
    SLICE_X145Y160       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.508     2.227    
    SLICE_X145Y160       FDCE (Remov_fdce_C_CLR)     -0.069     2.158    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.631ns (62.036%)  route 0.386ns (37.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.761     2.385    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.988 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.214     3.202    gtwizard_0_support_i/gt0_rxresetdone_i
    SLICE_X145Y160       LUT1 (Prop_lut1_I0_O)        0.028     3.230 f  gtwizard_0_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.172     3.403    gtwizard_0_support_i_n_36
    SLICE_X145Y160       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.790     2.735    gt0_rxusrclk2_i
    SLICE_X145Y160       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.508     2.227    
    SLICE_X145Y160       FDCE (Remov_fdce_C_CLR)     -0.069     2.158    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.631ns (62.036%)  route 0.386ns (37.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.604     0.974    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.024 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.598    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.624 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.761     2.385    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.988 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.214     3.202    gtwizard_0_support_i/gt0_rxresetdone_i
    SLICE_X145Y160       LUT1 (Prop_lut1_I0_O)        0.028     3.230 f  gtwizard_0_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.172     3.403    gtwizard_0_support_i_n_36
    SLICE_X145Y160       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.814     1.225    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.915    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.945 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=269, routed)         0.790     2.735    gt0_rxusrclk2_i
    SLICE_X145Y160       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.508     2.227    
    SLICE_X145Y160       FDCE (Remov_fdce_C_CLR)     -0.069     2.158    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.245    





