

================================================================
== Vitis HLS Report for 'parallel_to_AXI'
================================================================
* Date:           Sat Jul 31 14:20:46 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        parallel_to_AXI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s25-csga324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.807 ns |   1.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       14|       14| 81.298 ns | 81.298 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    179|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        2|   -|    512|    580|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    276|    -|
|Register         |        -|   -|    490|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        2|   0|   1002|   1035|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       90|  80|  29200|  14600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|   0|      3|      7|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+-----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------+------------+---------+----+-----+-----+-----+
    |gmem_m_axi_U  |gmem_m_axi  |        2|   0|  512|  580|    0|
    +--------------+------------+---------+----+-----+-----+-----+
    |Total         |            |        2|   0|  512|  580|    0|
    +--------------+------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln324_1_fu_198_p2               |     +    |   0|  0|  71|          64|          64|
    |add_ln324_fu_236_p2                 |     +    |   0|  0|  71|          64|          64|
    |and_ln34_fu_268_p2                  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter14  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state8_io                  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_568                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_593                    |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op62_writereq_state2   |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op63_write_state3      |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op68_readreq_state8    |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op69_writeresp_state8  |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op76_read_state15      |    and   |   0|  0|   2|           1|           1|
    |icmp_ln874_fu_262_p2                |   icmp   |   0|  0|  11|           8|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 179|         149|         142|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_iter10_fsm  |  15|          3|    2|          6|
    |ap_NS_iter11_fsm  |  15|          3|    2|          6|
    |ap_NS_iter12_fsm  |  15|          3|    2|          6|
    |ap_NS_iter13_fsm  |  15|          3|    2|          6|
    |ap_NS_iter14_fsm  |  15|          3|    2|          6|
    |ap_NS_iter1_fsm   |  15|          3|    2|          6|
    |ap_NS_iter2_fsm   |  15|          3|    2|          6|
    |ap_NS_iter3_fsm   |  15|          3|    2|          6|
    |ap_NS_iter4_fsm   |  15|          3|    2|          6|
    |ap_NS_iter5_fsm   |  15|          3|    2|          6|
    |ap_NS_iter6_fsm   |  15|          3|    2|          6|
    |ap_NS_iter7_fsm   |  15|          3|    2|          6|
    |ap_NS_iter8_fsm   |  15|          3|    2|          6|
    |ap_NS_iter9_fsm   |  15|          3|    2|          6|
    |gmem_blk_n_AR     |   9|          2|    1|          2|
    |gmem_blk_n_AW     |   9|          2|    1|          2|
    |gmem_blk_n_B      |   9|          2|    1|          2|
    |gmem_blk_n_R      |   9|          2|    1|          2|
    |gmem_blk_n_W      |   9|          2|    1|          2|
    |sta               |  21|          4|    8|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             | 276|         56|   41|        126|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |and_ln34_reg_299                        |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter10_reg         |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter11_reg         |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter12_reg         |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter13_reg         |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter1_reg          |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter2_reg          |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter3_reg          |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter4_reg          |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter5_reg          |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter6_reg          |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter7_reg          |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter8_reg          |   1|   0|    1|          0|
    |and_ln34_reg_299_pp0_iter9_reg          |   1|   0|    1|          0|
    |ap_CS_iter0_fsm                         |   1|   0|    1|          0|
    |ap_CS_iter10_fsm                        |   2|   0|    2|          0|
    |ap_CS_iter11_fsm                        |   2|   0|    2|          0|
    |ap_CS_iter12_fsm                        |   2|   0|    2|          0|
    |ap_CS_iter13_fsm                        |   2|   0|    2|          0|
    |ap_CS_iter14_fsm                        |   2|   0|    2|          0|
    |ap_CS_iter1_fsm                         |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                         |   2|   0|    2|          0|
    |ap_CS_iter3_fsm                         |   2|   0|    2|          0|
    |ap_CS_iter4_fsm                         |   2|   0|    2|          0|
    |ap_CS_iter5_fsm                         |   2|   0|    2|          0|
    |ap_CS_iter6_fsm                         |   2|   0|    2|          0|
    |ap_CS_iter7_fsm                         |   2|   0|    2|          0|
    |ap_CS_iter8_fsm                         |   2|   0|    2|          0|
    |ap_CS_iter9_fsm                         |   2|   0|    2|          0|
    |clear_flag                              |   1|   0|    1|          0|
    |clear_flag_load_reg_283                 |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter10_reg  |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter11_reg  |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter12_reg  |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter13_reg  |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter1_reg   |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter2_reg   |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter3_reg   |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter4_reg   |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter5_reg   |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter6_reg   |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter7_reg   |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter8_reg   |   1|   0|    1|          0|
    |clear_flag_load_reg_283_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmd_read_reg_274                        |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter10_reg         |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter11_reg         |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter12_reg         |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter13_reg         |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter1_reg          |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter2_reg          |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter3_reg          |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter4_reg          |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter5_reg          |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter6_reg          |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter7_reg          |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter8_reg          |   8|   0|    8|          0|
    |cmd_read_reg_274_pp0_iter9_reg          |   8|   0|    8|          0|
    |gmem_addr_1_reg_287                     |  32|   0|   32|          0|
    |gmem_addr_1_reg_287_pp0_iter1_reg       |  32|   0|   32|          0|
    |gmem_addr_1_reg_287_pp0_iter2_reg       |  32|   0|   32|          0|
    |gmem_addr_1_reg_287_pp0_iter3_reg       |  32|   0|   32|          0|
    |gmem_addr_1_reg_287_pp0_iter4_reg       |  32|   0|   32|          0|
    |gmem_addr_1_reg_287_pp0_iter5_reg       |  32|   0|   32|          0|
    |gmem_addr_1_reg_287_pp0_iter6_reg       |  32|   0|   32|          0|
    |gmem_addr_reg_293                       |  32|   0|   32|          0|
    |wdata_read_reg_278                      |  32|   0|   32|          0|
    |wdata_read_reg_278_pp0_iter1_reg        |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 490|   0|  490|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | parallel_to_AXI | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | parallel_to_AXI | return value |
|ap_start             |  in |    1| ap_ctrl_hs | parallel_to_AXI | return value |
|ap_done              | out |    1| ap_ctrl_hs | parallel_to_AXI | return value |
|ap_idle              | out |    1| ap_ctrl_hs | parallel_to_AXI | return value |
|ap_ready             | out |    1| ap_ctrl_hs | parallel_to_AXI | return value |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWADDR    | out |   32|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLEN     | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WDATA     | out |   32|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WSTRB     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARADDR    | out |   32|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLEN     | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RDATA     |  in |   32|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |       gmem      |    pointer   |
|wdata                |  in |   32|   ap_none  |      wdata      |    scalar    |
|wadd                 |  in |   32|   ap_none  |       wadd      |    scalar    |
|rdata                | out |   32|   ap_ovld  |      rdata      |    pointer   |
|rdata_ap_vld         | out |    1|   ap_ovld  |      rdata      |    pointer   |
|radd                 |  in |   32|   ap_none  |       radd      |    scalar    |
|cmd                  |  in |    8|   ap_none  |       cmd       |    scalar    |
|sta                  | out |    8|   ap_ovld  |       sta       |    pointer   |
|sta_ap_vld           | out |    1|   ap_ovld  |       sta       |    pointer   |
|AXI                  |  in |   64|   ap_none  |       AXI       |    scalar    |
+---------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.80>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wdata"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wdata, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wadd"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wadd, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rdata"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rdata, void @empty_2, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %radd"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %radd, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %cmd"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %cmd, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %sta"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sta, void @empty_2, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AXI, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_4"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%AXI_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %AXI" [parallel_to_AXI/src/parallel_to_AXI.cpp:4]   --->   Operation 33 'read' 'AXI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%cmd_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %cmd" [parallel_to_AXI/src/parallel_to_AXI.cpp:4]   --->   Operation 34 'read' 'cmd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%radd_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %radd" [parallel_to_AXI/src/parallel_to_AXI.cpp:4]   --->   Operation 35 'read' 'radd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%wadd_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wadd" [parallel_to_AXI/src/parallel_to_AXI.cpp:4]   --->   Operation 36 'read' 'wadd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%wdata_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wdata" [parallel_to_AXI/src/parallel_to_AXI.cpp:4]   --->   Operation 37 'read' 'wdata_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%clear_flag_load = load i1 %clear_flag"   --->   Operation 38 'load' 'clear_flag_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.20ns)   --->   "%switch_ln15 = switch i8 %cmd_read, void, i8, void, i8, void, i8, void" [parallel_to_AXI/src/parallel_to_AXI.cpp:15]   --->   Operation 39 'switch' 'switch_ln15' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 40 [1/1] (1.39ns)   --->   "%store_ln324 = store i1, i1 %clear_flag, i1 %clear_flag_load"   --->   Operation 40 'store' 'store_ln324' <Predicate = (cmd_read == 3)> <Delay = 1.39>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.thread"   --->   Operation 41 'br' 'br_ln0' <Predicate = (cmd_read == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %clear_flag_load, void %bb125, void %.thread" [parallel_to_AXI/src/parallel_to_AXI.cpp:21]   --->   Operation 42 'br' 'br_ln21' <Predicate = (cmd_read == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln324_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %radd_read, i2"   --->   Operation 43 'bitconcatenate' 'shl_ln324_1' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i34 %shl_ln324_1"   --->   Operation 44 'zext' 'zext_ln324_1' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.92ns)   --->   "%add_ln324_1 = add i64 %zext_ln324_1, i64 %AXI_read"   --->   Operation 45 'add' 'add_ln324_1' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324_1, i32, i32"   --->   Operation 46 'partselect' 'trunc_ln324_1' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln324_1 = sext i62 %trunc_ln324_1"   --->   Operation 47 'sext' 'sext_ln324_1' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln324_1"   --->   Operation 48 'getelementptr' 'gmem_addr_1' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.39ns)   --->   "%store_ln324 = store i1, i1 %clear_flag, i1 %clear_flag_load"   --->   Operation 49 'store' 'store_ln324' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 1.39>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %clear_flag_load, void %bb124, void %.thread" [parallel_to_AXI/src/parallel_to_AXI.cpp:15]   --->   Operation 50 'br' 'br_ln15' <Predicate = (cmd_read == 1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %wadd_read, i2"   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i34 %shl_ln"   --->   Operation 52 'zext' 'zext_ln324' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.92ns)   --->   "%add_ln324 = add i64 %zext_ln324, i64 %AXI_read"   --->   Operation 53 'add' 'add_ln324' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324, i32, i32"   --->   Operation 54 'partselect' 'trunc_ln' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i62 %trunc_ln"   --->   Operation 55 'sext' 'sext_ln324' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln324"   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.39ns)   --->   "%store_ln324 = store i1, i1 %clear_flag, i1 %clear_flag_load"   --->   Operation 57 'store' 'store_ln324' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 1.39>
ST_1 : Operation 58 [1/1] (1.21ns)   --->   "%icmp_ln874 = icmp_eq  i8 %cmd_read, i8"   --->   Operation 58 'icmp' 'icmp_ln874' <Predicate = (cmd_read != 1 & cmd_read != 2 & cmd_read != 3)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.80ns)   --->   "%and_ln34 = and i1 %clear_flag_load, i1 %icmp_ln874" [parallel_to_AXI/src/parallel_to_AXI.cpp:34]   --->   Operation 59 'and' 'and_ln34' <Predicate = (cmd_read != 1 & cmd_read != 2 & cmd_read != 3)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %and_ln34, void %.thread, void %bb" [parallel_to_AXI/src/parallel_to_AXI.cpp:34]   --->   Operation 60 'br' 'br_ln34' <Predicate = (cmd_read != 1 & cmd_read != 2 & cmd_read != 3)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.39ns)   --->   "%store_ln324 = store i1, i1 %clear_flag, i1 %clear_flag_load"   --->   Operation 61 'store' 'store_ln324' <Predicate = (cmd_read != 1 & cmd_read != 2 & cmd_read != 3 & and_ln34)> <Delay = 1.39>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 62 [1/1] (3.65ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr, i32"   --->   Operation 62 'writereq' 'gmem_addr_req' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 63 [1/1] (3.65ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr, i32 %wdata_read, i4, i1 %gmem_addr_req"   --->   Operation 63 'write' 'write_ln324' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 64 [5/5] (3.65ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln324"   --->   Operation 64 'writeresp' 'gmem_addr_resp' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 65 [4/5] (3.65ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln324"   --->   Operation 65 'writeresp' 'gmem_addr_resp' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 66 [3/5] (3.65ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln324"   --->   Operation 66 'writeresp' 'gmem_addr_resp' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 67 [2/5] (3.65ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln324"   --->   Operation 67 'writeresp' 'gmem_addr_resp' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 68 [7/7] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32"   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 69 [1/5] (3.65ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln324"   --->   Operation 69 'writeresp' 'gmem_addr_resp' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 70 [6/7] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32"   --->   Operation 70 'readreq' 'gmem_load_req' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 71 [5/7] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32"   --->   Operation 71 'readreq' 'gmem_load_req' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 72 [4/7] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32"   --->   Operation 72 'readreq' 'gmem_load_req' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 73 [3/7] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32"   --->   Operation 73 'readreq' 'gmem_load_req' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 74 [2/7] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32"   --->   Operation 74 'readreq' 'gmem_load_req' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 75 [1/7] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32"   --->   Operation 75 'readreq' 'gmem_load_req' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 76 [1/1] (3.65ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_1, i1 %gmem_load_req"   --->   Operation 76 'read' 'gmem_addr_1_read' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_ovld.i32P, i32 %rdata, i32 %gmem_addr_1_read"   --->   Operation 77 'write' 'write_ln324' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_ovld.i8P, i8 %sta, i8"   --->   Operation 78 'write' 'write_ln324' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln26 = br void %.thread" [parallel_to_AXI/src/parallel_to_AXI.cpp:26]   --->   Operation 79 'br' 'br_ln26' <Predicate = (cmd_read == 2 & !clear_flag_load)> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_ovld.i8P, i8 %sta, i8"   --->   Operation 80 'write' 'write_ln324' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln20 = br void %.thread" [parallel_to_AXI/src/parallel_to_AXI.cpp:20]   --->   Operation 81 'br' 'br_ln20' <Predicate = (cmd_read == 1 & !clear_flag_load)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_ovld.i8P, i8 %sta, i8"   --->   Operation 82 'write' 'write_ln324' <Predicate = (cmd_read != 1 & cmd_read != 2 & cmd_read != 3 & and_ln34)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln40 = br void %.thread" [parallel_to_AXI/src/parallel_to_AXI.cpp:40]   --->   Operation 83 'br' 'br_ln40' <Predicate = (cmd_read != 1 & cmd_read != 2 & cmd_read != 3 & and_ln34)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [parallel_to_AXI/src/parallel_to_AXI.cpp:42]   --->   Operation 84 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wdata]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wadd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rdata]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ radd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ AXI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clear_flag]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0  (specpipeline  ) [ 0000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 0000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000]
AXI_read          (read          ) [ 0000000000000000]
cmd_read          (read          ) [ 0111111111111111]
radd_read         (read          ) [ 0000000000000000]
wadd_read         (read          ) [ 0000000000000000]
wdata_read        (read          ) [ 0111000000000000]
clear_flag_load   (load          ) [ 0111111111111111]
switch_ln15       (switch        ) [ 0000000000000000]
store_ln324       (store         ) [ 0000000000000000]
br_ln0            (br            ) [ 0000000000000000]
br_ln21           (br            ) [ 0000000000000000]
shl_ln324_1       (bitconcatenate) [ 0000000000000000]
zext_ln324_1      (zext          ) [ 0000000000000000]
add_ln324_1       (add           ) [ 0000000000000000]
trunc_ln324_1     (partselect    ) [ 0000000000000000]
sext_ln324_1      (sext          ) [ 0000000000000000]
gmem_addr_1       (getelementptr ) [ 0111111111111111]
store_ln324       (store         ) [ 0000000000000000]
br_ln15           (br            ) [ 0000000000000000]
shl_ln            (bitconcatenate) [ 0000000000000000]
zext_ln324        (zext          ) [ 0000000000000000]
add_ln324         (add           ) [ 0000000000000000]
trunc_ln          (partselect    ) [ 0000000000000000]
sext_ln324        (sext          ) [ 0000000000000000]
gmem_addr         (getelementptr ) [ 0111111110000000]
store_ln324       (store         ) [ 0000000000000000]
icmp_ln874        (icmp          ) [ 0000000000000000]
and_ln34          (and           ) [ 0111111111111111]
br_ln34           (br            ) [ 0000000000000000]
store_ln324       (store         ) [ 0000000000000000]
gmem_addr_req     (writereq      ) [ 0000000000000000]
write_ln324       (write         ) [ 0000000000000000]
gmem_addr_resp    (writeresp     ) [ 0000000000000000]
gmem_load_req     (readreq       ) [ 0000000000000000]
gmem_addr_1_read  (read          ) [ 0000000000000000]
write_ln324       (write         ) [ 0000000000000000]
write_ln324       (write         ) [ 0000000000000000]
br_ln26           (br            ) [ 0000000000000000]
write_ln324       (write         ) [ 0000000000000000]
br_ln20           (br            ) [ 0000000000000000]
write_ln324       (write         ) [ 0000000000000000]
br_ln40           (br            ) [ 0000000000000000]
ret_ln42          (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wdata">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wdata"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wadd">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wadd"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rdata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdata"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="radd">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radd"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmd">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sta">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sta"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="clear_flag">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clear_flag"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="AXI_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="AXI_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="cmd_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmd_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="radd_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="radd_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="wadd_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wadd_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="wdata_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wdata_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_writeresp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/2 gmem_addr_resp/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln324_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2"/>
<pin id="134" dir="0" index="2" bw="32" slack="2"/>
<pin id="135" dir="0" index="3" bw="1" slack="0"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln324/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="7"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem_addr_1_read_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="14"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/15 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln324_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln324/15 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln324/15 write_ln324/15 write_ln324/15 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/1 store_ln324/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/1 store_ln324/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="clear_flag_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="clear_flag_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shl_ln324_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="34" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln324_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln324_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="34" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln324_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="34" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln324_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="62" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="0" index="3" bw="7" slack="0"/>
<pin id="209" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln324_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="62" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln324_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="gmem_addr_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="34" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln324_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="34" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln324_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="34" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="62" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln324_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="62" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln324/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="gmem_addr_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln874_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="and_ln34_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="cmd_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmd_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="wdata_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2"/>
<pin id="280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wdata_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="clear_flag_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="clear_flag_load "/>
</bind>
</comp>

<comp id="287" class="1005" name="gmem_addr_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="7"/>
<pin id="289" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="gmem_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="and_ln34_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="14"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="52" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="78" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="80" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="82" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="139"><net_src comp="84" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="145"><net_src comp="86" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="88" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="90" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="147" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="92" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="74" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="72" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="106" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="94" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="217"><net_src comp="204" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="112" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="94" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="100" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="74" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="182" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="100" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="118" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="286"><net_src comp="182" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="218" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="296"><net_src comp="256" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="302"><net_src comp="268" pin="2"/><net_sink comp="299" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 }
	Port: rdata | {15 }
	Port: sta | {15 }
	Port: clear_flag | {1 }
 - Input state : 
	Port: parallel_to_AXI : gmem | {8 9 10 11 12 13 14 15 }
	Port: parallel_to_AXI : wdata | {1 }
	Port: parallel_to_AXI : wadd | {1 }
	Port: parallel_to_AXI : radd | {1 }
	Port: parallel_to_AXI : cmd | {1 }
	Port: parallel_to_AXI : AXI | {1 }
	Port: parallel_to_AXI : clear_flag | {1 }
  - Chain level:
	State 1
		br_ln21 : 1
		zext_ln324_1 : 1
		add_ln324_1 : 2
		trunc_ln324_1 : 3
		sext_ln324_1 : 4
		gmem_addr_1 : 5
		br_ln15 : 1
		zext_ln324 : 1
		add_ln324 : 2
		trunc_ln : 3
		sext_ln324 : 4
		gmem_addr : 5
		and_ln34 : 1
		br_ln34 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |      add_ln324_1_fu_198      |    0    |    71   |
|          |       add_ln324_fu_236       |    0    |    71   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln874_fu_262      |    0    |    11   |
|----------|------------------------------|---------|---------|
|    and   |        and_ln34_fu_268       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |      AXI_read_read_fu_94     |    0    |    0    |
|          |     cmd_read_read_fu_100     |    0    |    0    |
|   read   |     radd_read_read_fu_106    |    0    |    0    |
|          |     wadd_read_read_fu_112    |    0    |    0    |
|          |    wdata_read_read_fu_118    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_147 |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_124     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   write_ln324_write_fu_131   |    0    |    0    |
|   write  |   write_ln324_write_fu_152   |    0    |    0    |
|          |       grp_write_fu_160       |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_140      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|      shl_ln324_1_fu_186      |    0    |    0    |
|          |         shl_ln_fu_224        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |      zext_ln324_1_fu_194     |    0    |    0    |
|          |       zext_ln324_fu_232      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|     trunc_ln324_1_fu_204     |    0    |    0    |
|          |        trunc_ln_fu_242       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |      sext_ln324_1_fu_214     |    0    |    0    |
|          |       sext_ln324_fu_252      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   155   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    and_ln34_reg_299   |    1   |
|clear_flag_load_reg_283|    1   |
|    cmd_read_reg_274   |    8   |
|  gmem_addr_1_reg_287  |   32   |
|   gmem_addr_reg_293   |   32   |
|   wdata_read_reg_278  |   32   |
+-----------------------+--------+
|         Total         |   106  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_124 |  p0  |   2  |   1  |    2   |
|   grp_write_fu_160   |  p2  |   3  |   3  |    9   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |   11   ||  2.8575 |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   155  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |    -   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   106  |   155  |
+-----------+--------+--------+--------+
