Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 21 10:53:55 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/state_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/state_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.694        0.000                      0                   79        0.178        0.000                      0                   79        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.694        0.000                      0                   79        0.178        0.000                      0                   79        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.257ns (33.962%)  route 2.444ns (66.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.700     9.028    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[1]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.722    U_RECEIVER/U_BAUD_CLK/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.257ns (33.962%)  route 2.444ns (66.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.700     9.028    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[2]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.722    U_RECEIVER/U_BAUD_CLK/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.257ns (33.962%)  route 2.444ns (66.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.700     9.028    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[3]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.722    U_RECEIVER/U_BAUD_CLK/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.257ns (33.962%)  route 2.444ns (66.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.700     9.028    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.722    U_RECEIVER/U_BAUD_CLK/q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.257ns (33.962%)  route 2.444ns (66.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.700     9.028    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X7Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X7Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[6]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X7Y88          FDRE (Setup_fdre_C_R)       -0.429    14.817    U_RECEIVER/U_BAUD_CLK/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/enb_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.257ns (35.783%)  route 2.256ns (64.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.512     8.840    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/enb_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/enb_reg/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDRE (Setup_fdre_C_R)       -0.429    14.817    U_RECEIVER/U_BAUD_CLK/enb_reg
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.257ns (35.783%)  route 2.256ns (64.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.512     8.840    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDRE (Setup_fdre_C_R)       -0.429    14.817    U_RECEIVER/U_BAUD_CLK/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.257ns (35.783%)  route 2.256ns (64.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.512     8.840    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[8]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDRE (Setup_fdre_C_R)       -0.429    14.817    U_RECEIVER/U_BAUD_CLK/q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.257ns (35.783%)  route 2.256ns (64.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.512     8.840    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[9]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDRE (Setup_fdre_C_R)       -0.429    14.817    U_RECEIVER/U_BAUD_CLK/q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.257ns (35.828%)  route 2.251ns (64.172%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=6, routed)           0.911     6.715    U_RECEIVER/U_FSM/count[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.323     7.038 f  U_RECEIVER/U_FSM/next_reg[2]_i_4/O
                         net (fo=4, routed)           0.523     7.562    U_RECEIVER/U_FSM/next_reg[2]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     7.894 r  U_RECEIVER/U_FSM/count[4]_i_3/O
                         net (fo=2, routed)           0.310     8.204    U_RECEIVER/U_FSM/count[4]_i_3_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.507     8.835    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X5Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.600    15.023    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X5Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[4]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X5Y88          FDRE (Setup_fdre_C_R)       -0.429    14.817    U_RECEIVER/U_BAUD_CLK/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.603     1.522    U_RECEIVER/U_FSM/CLK
    SLICE_X3Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_RECEIVER/U_FSM/count_reg[4]/Q
                         net (fo=8, routed)           0.126     1.790    U_RECEIVER/U_FSM/count[4]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  U_RECEIVER/U_FSM/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_RECEIVER/U_FSM/ncount[3]
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.876     2.041    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.656    U_RECEIVER/U_FSM/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_BAUD_CLK/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.601     1.520    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X7Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_RECEIVER/U_BAUD_CLK/q_reg[6]/Q
                         net (fo=6, routed)           0.128     1.789    U_RECEIVER/U_BAUD_CLK/q[6]
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  U_RECEIVER/U_BAUD_CLK/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_RECEIVER/U_BAUD_CLK/q_0[7]
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.872     2.037    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.121     1.654    U_RECEIVER/U_BAUD_CLK/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_BAUD_CLK/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.943%)  route 0.110ns (37.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.601     1.520    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/Q
                         net (fo=8, routed)           0.110     1.771    U_RECEIVER/U_BAUD_CLK/q[0]
    SLICE_X5Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  U_RECEIVER/U_BAUD_CLK/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_RECEIVER/U_BAUD_CLK/q_0[4]
    SLICE_X5Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.872     2.037    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X5Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[4]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092     1.625    U_RECEIVER/U_BAUD_CLK/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.603     1.522    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  U_RECEIVER/U_FSM/count_reg[1]/Q
                         net (fo=7, routed)           0.115     1.802    U_RECEIVER/U_FSM/count[1]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  U_RECEIVER/U_FSM/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.847    U_RECEIVER/U_FSM/ncount[4]
    SLICE_X3Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.876     2.041    U_RECEIVER/U_FSM/CLK
    SLICE_X3Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[4]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     1.626    U_RECEIVER/U_FSM/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_BAUD_CLK/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.702%)  route 0.131ns (41.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.601     1.520    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_RECEIVER/U_BAUD_CLK/q_reg[9]/Q
                         net (fo=3, routed)           0.131     1.792    U_RECEIVER/U_BAUD_CLK/q[9]
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  U_RECEIVER/U_BAUD_CLK/q[9]_i_2/O
                         net (fo=1, routed)           0.000     1.837    U_RECEIVER/U_BAUD_CLK/q_0[9]
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.872     2.037    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[9]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.092     1.612    U_RECEIVER/U_BAUD_CLK/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_BAUD_CLK/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.241%)  route 0.127ns (37.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.601     1.520    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/Q
                         net (fo=4, routed)           0.127     1.811    U_RECEIVER/U_BAUD_CLK/q[7]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  U_RECEIVER/U_BAUD_CLK/q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.856    U_RECEIVER/U_BAUD_CLK/q_0[8]
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.872     2.037    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[8]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.091     1.627    U_RECEIVER/U_BAUD_CLK/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_BAUD_CLK/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.002%)  route 0.194ns (50.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.601     1.520    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X4Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/Q
                         net (fo=8, routed)           0.194     1.855    U_RECEIVER/U_BAUD_CLK/q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.045     1.900 r  U_RECEIVER/U_BAUD_CLK/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    U_RECEIVER/U_BAUD_CLK/q_0[1]
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.872     2.037    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[1]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.121     1.657    U_RECEIVER/U_BAUD_CLK/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.767%)  route 0.159ns (43.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.603     1.522    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  U_RECEIVER/U_FSM/count_reg[1]/Q
                         net (fo=7, routed)           0.159     1.846    U_RECEIVER/U_FSM/count[1]
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  U_RECEIVER/U_FSM/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_RECEIVER/U_FSM/ncount[0]
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.876     2.041    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y92          FDRE                                         r  U_RECEIVER/U_FSM/count_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.643    U_RECEIVER/U_FSM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/data_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.486%)  route 0.174ns (51.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.602     1.521    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y89          FDSE                                         r  U_RECEIVER/U_FSM/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDSE (Prop_fdse_C_Q)         0.164     1.685 r  U_RECEIVER/U_FSM/data_reg[3]/Q
                         net (fo=2, routed)           0.174     1.860    U_RECEIVER/U_FSM/Q[3]
    SLICE_X2Y89          FDSE                                         r  U_RECEIVER/U_FSM/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.875     2.040    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y89          FDSE                                         r  U_RECEIVER/U_FSM/data_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDSE (Hold_fdse_C_D)         0.089     1.610    U_RECEIVER/U_FSM/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_BAUD_CLK/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.601     1.520    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  U_RECEIVER/U_BAUD_CLK/q_reg[2]/Q
                         net (fo=6, routed)           0.175     1.860    U_RECEIVER/U_BAUD_CLK/q[2]
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.043     1.903 r  U_RECEIVER/U_BAUD_CLK/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.903    U_RECEIVER/U_BAUD_CLK/q_0[3]
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.872     2.037    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X6Y88          FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.131     1.651    U_RECEIVER/U_BAUD_CLK/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     U_DISPCTL/U_CLKENB/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     U_DISPCTL/U_CLKENB/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     U_DISPCTL/U_CLKENB/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     U_DISPCTL/U_CLKENB/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     U_DISPCTL/U_CLKENB/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     U_DISPCTL/U_CLKENB/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     U_DISPCTL/U_CLKENB/enb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     U_DISPCTL/U_CLKENB/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     U_DISPCTL/U_CLKENB/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     U_DISPCTL/U_CLKENB/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     U_DISPCTL/U_CLKENB/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     U_DISPCTL/U_CLKENB/q_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_RECEIVER/U_FSM/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPCTL/THR_B_COUNTER/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     U_DISPCTL/U_CLKENB/enb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     U_DISPCTL/U_CLKENB/enb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     U_DISPCTL/U_CLKENB/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     U_DISPCTL/U_CLKENB/q_reg[0]/C



