#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 27 11:51:17 2018
# Process ID: 19704
# Current directory: C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.runs/synth_1
# Command line: vivado.exe -log stopwatch_main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch_main.tcl
# Log file: C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.runs/synth_1/stopwatch_main.vds
# Journal file: C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source stopwatch_main.tcl -notrace
Command: synth_design -top stopwatch_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 334.078 ; gain = 101.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch_main' [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/stopwatch_main.v:23]
INFO: [Synth 8-638] synthesizing module 'rising_edge_detector' [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/new/rising_edge_detector.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/new/rising_edge_detector.v:33]
INFO: [Synth 8-256] done synthesizing module 'rising_edge_detector' (1#1) [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/new/rising_edge_detector.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div_time' [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/clk_div_time.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div_time' (2#1) [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/clk_div_time.v:23]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'hex_to_7seg' [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/hex_to_7seg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/hex_to_7seg.v:29]
INFO: [Synth 8-256] done synthesizing module 'hex_to_7seg' (4#1) [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/hex_to_7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div_disp' [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/clk_div_disp.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div_disp' (5#1) [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/clk_div_disp.v:23]
INFO: [Synth 8-638] synthesizing module 'time_mux_state_machine' [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/time_mux_state_machine.v:23]
INFO: [Synth 8-256] done synthesizing module 'time_mux_state_machine' (6#1) [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/time_mux_state_machine.v:23]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_main' (7#1) [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/stopwatch_main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 386.445 ; gain = 153.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 386.445 ; gain = 153.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/noah/Documents/2018_spring/ee316/lab6/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/noah/Documents/2018_spring/ee316/lab6/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/noah/Documents/2018_spring/ee316/lab6/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 721.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 721.961 ; gain = 488.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 721.961 ; gain = 488.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 721.961 ; gain = 488.949
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/clk_div_time.v:31]
INFO: [Synth 8-5544] ROM "out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/clk_div_disp.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/hex_to_7seg.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 721.961 ; gain = 488.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 24    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rising_edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module clk_div_time 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 24    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module hex_to_7seg 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module time_mux_state_machine 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element c2/COUNT_reg was removed.  [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/clk_div_time.v:31]
WARNING: [Synth 8-6014] Unused sequential element c8/COUNT_reg was removed.  [C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/clk_div_disp.v:30]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 721.961 ; gain = 488.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 721.961 ; gain = 488.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 721.961 ; gain = 488.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 732.695 ; gain = 499.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 732.695 ; gain = 499.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 732.695 ; gain = 499.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 732.695 ; gain = 499.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 732.695 ; gain = 499.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 732.695 ; gain = 499.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 732.695 ; gain = 499.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     3|
|4     |LUT2   |    11|
|5     |LUT3   |     7|
|6     |LUT4   |    50|
|7     |LUT5   |    15|
|8     |LUT6   |    32|
|9     |FDRE   |    57|
|10    |LD     |    28|
|11    |IBUF   |    13|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |   238|
|2     |  c1     |rising_edge_detector   |     6|
|3     |  c2     |clk_div_time           |    30|
|4     |  c3     |counter                |   112|
|5     |  c4     |hex_to_7seg            |     7|
|6     |  c5     |hex_to_7seg_0          |     7|
|7     |  c6     |hex_to_7seg_1          |     7|
|8     |  c7     |hex_to_7seg_2          |     7|
|9     |  c8     |clk_div_disp           |    21|
|10    |  c9     |time_mux_state_machine |    15|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 732.695 ; gain = 499.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 732.695 ; gain = 164.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 732.695 ; gain = 499.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 734.648 ; gain = 508.578
INFO: [Common 17-1381] The checkpoint 'C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.runs/synth_1/stopwatch_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_main_utilization_synth.rpt -pb stopwatch_main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 734.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 11:51:54 2018...
