-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of fft_top1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fft_top1_fft_top1,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.896000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=11367,HLS_SYN_LUT=12998,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (57 downto 0) := "0000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (57 downto 0) := "0000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (57 downto 0) := "0000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (57 downto 0) := "0000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (57 downto 0) := "0000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (57 downto 0) := "0000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (57 downto 0) := "0001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (57 downto 0) := "0010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (57 downto 0) := "0100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (57 downto 0) := "1000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv9_40 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

    signal ap_rst_n_inv : STD_LOGIC;
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal icmp_ln158_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal icmp_ln169_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal mul_fu_756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div20_reg_1197 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal k_2_fu_798_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal k_2_reg_1205 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal t_2_fu_810_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal t_2_reg_1213 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal add_ln158_fu_822_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_inData_V_M_real_V_0_din : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inData_V_M_real_V_0_full_n : STD_LOGIC;
    signal p_inData_V_M_real_V_0_write : STD_LOGIC;
    signal p_inData_V_M_imag_V_0_full_n : STD_LOGIC;
    signal p_inData_V_M_imag_V_0_write : STD_LOGIC;
    signal io_acc_block_signal_op198 : STD_LOGIC;
    signal trunc_ln174_fu_850_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op198_write_state54 : BOOLEAN;
    signal p_inData_V_M_real_V_1_din : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inData_V_M_real_V_1_full_n : STD_LOGIC;
    signal p_inData_V_M_real_V_1_write : STD_LOGIC;
    signal p_inData_V_M_imag_V_1_full_n : STD_LOGIC;
    signal p_inData_V_M_imag_V_1_write : STD_LOGIC;
    signal io_acc_block_signal_op200 : STD_LOGIC;
    signal ap_predicate_op200_write_state54 : BOOLEAN;
    signal ap_block_state54 : BOOLEAN;
    signal t_3_fu_860_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal t_3_reg_1232 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal add_ln169_fu_876_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln169_reg_1240 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_outData_V_M_real_V_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outData_V_M_real_V_0_empty_n : STD_LOGIC;
    signal p_outData_V_M_real_V_0_read : STD_LOGIC;
    signal p_outData_V_M_imag_V_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outData_V_M_imag_V_0_empty_n : STD_LOGIC;
    signal p_outData_V_M_imag_V_0_read : STD_LOGIC;
    signal io_acc_block_signal_op223 : STD_LOGIC;
    signal trunc_ln145_fu_882_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op223_read_state57 : BOOLEAN;
    signal p_outData_V_M_real_V_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outData_V_M_real_V_1_empty_n : STD_LOGIC;
    signal p_outData_V_M_real_V_1_read : STD_LOGIC;
    signal p_outData_V_M_imag_V_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outData_V_M_imag_V_1_empty_n : STD_LOGIC;
    signal p_outData_V_M_imag_V_1_read : STD_LOGIC;
    signal io_acc_block_signal_op227 : STD_LOGIC;
    signal ap_predicate_op227_read_state57 : BOOLEAN;
    signal ap_block_state57 : BOOLEAN;
    signal ap_block_state57_io : BOOLEAN;
    signal p_Result_6_fu_1080_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start : STD_LOGIC;
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_done : STD_LOGIC;
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_idle : STD_LOGIC;
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_ready : STD_LOGIC;
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TREADY : STD_LOGIC;
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_in_TREADY : STD_LOGIC;
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID : STD_LOGIC;
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_pilot_width_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_pilot_width_4_out_ap_vld : STD_LOGIC;
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_sym_num_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_sym_num_2_out_ap_vld : STD_LOGIC;
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_DATA_LEN_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_DATA_LEN_1_out_ap_vld : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_0_0_0_0_read : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_0_0_0_01_read : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_1_0_0_0_read : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_1_0_0_02_read : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_0_din : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_0_write : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_03_din : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_03_write : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_0_din : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_0_write : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_04_din : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_04_write : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_idle : STD_LOGIC;
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_continue : STD_LOGIC;
    signal t_reg_463 : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_data_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal icmp_ln156_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_474 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln157_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_1_reg_485 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready : STD_LOGIC;
    signal ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done : STD_LOGIC;
    signal ap_block_state55_on_subcall_done : BOOLEAN;
    signal i_1_reg_496 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln168_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done : STD_LOGIC := '0';
    signal p_inData_V_M_real_V_0_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inData_V_M_real_V_0_empty_n : STD_LOGIC;
    signal p_inData_V_M_real_V_0_read : STD_LOGIC;
    signal p_inData_V_M_real_V_1_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inData_V_M_real_V_1_empty_n : STD_LOGIC;
    signal p_inData_V_M_real_V_1_read : STD_LOGIC;
    signal p_inData_V_M_imag_V_0_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inData_V_M_imag_V_0_empty_n : STD_LOGIC;
    signal p_inData_V_M_imag_V_0_read : STD_LOGIC;
    signal p_inData_V_M_imag_V_1_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inData_V_M_imag_V_1_empty_n : STD_LOGIC;
    signal p_inData_V_M_imag_V_1_read : STD_LOGIC;
    signal p_outData_V_M_real_V_0_full_n : STD_LOGIC;
    signal p_outData_V_M_real_V_0_write : STD_LOGIC;
    signal p_outData_V_M_real_V_1_full_n : STD_LOGIC;
    signal p_outData_V_M_real_V_1_write : STD_LOGIC;
    signal p_outData_V_M_imag_V_0_full_n : STD_LOGIC;
    signal p_outData_V_M_imag_V_0_write : STD_LOGIC;
    signal p_outData_V_M_imag_V_1_full_n : STD_LOGIC;
    signal p_outData_V_M_imag_V_1_write : STD_LOGIC;
    signal k_fu_330 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fft_out_real_V_fu_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_4_fu_1056_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_out_imag_V_fu_338 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_5_fu_1068_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_Result_3_fu_844_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_744_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_744_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_68_fu_762_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal div_cast_cast_cast_fu_766_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub19_fu_770_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln156_fu_789_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln740_fu_912_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal t_4_fu_916_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal sub_ln1201_fu_932_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_s_fu_938_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal lshr_ln1201_2_fu_952_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln1201_fu_948_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_fu_924_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1201_1_fu_966_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln1201_1_fu_962_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal read_Tout1_in_r_V_fu_972_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln740_1_fu_984_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal t_5_fu_988_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal sub_ln1201_2_fu_1004_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_1_fu_1010_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal lshr_ln1201_5_fu_1024_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln1201_2_fu_1020_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_23_fu_996_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1201_3_fu_1038_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln1201_3_fu_1034_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal read_Tout1_in_i_V_fu_1044_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln118_fu_980_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln119_fu_1052_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_744_ap_start : STD_LOGIC;
    signal grp_fu_744_ap_done : STD_LOGIC;
    signal grp_fu_780_ap_start : STD_LOGIC;
    signal grp_fu_780_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in_TVALID_int_regslice : STD_LOGIC;
    signal data_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_ack_in : STD_LOGIC;
    signal data_out_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_TVALID_int_regslice : STD_LOGIC;
    signal data_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft_top1_fft_top1_Pipeline_VITIS_LOOP_134_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        pilot_width_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pilot_width_4_out_ap_vld : OUT STD_LOGIC;
        sym_num_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sym_num_2_out_ap_vld : OUT STD_LOGIC;
        DATA_LEN_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        DATA_LEN_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fft_top1_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s IS
    port (
        p_fftInData_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_0_0_0_0_empty_n : IN STD_LOGIC;
        p_fftInData_0_0_0_0_0_read : OUT STD_LOGIC;
        p_fftInData_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_0_0_0_01_empty_n : IN STD_LOGIC;
        p_fftInData_0_0_0_0_01_read : OUT STD_LOGIC;
        p_fftInData_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_1_0_0_0_empty_n : IN STD_LOGIC;
        p_fftInData_0_1_0_0_0_read : OUT STD_LOGIC;
        p_fftInData_0_1_0_0_02_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_1_0_0_02_empty_n : IN STD_LOGIC;
        p_fftInData_0_1_0_0_02_read : OUT STD_LOGIC;
        p_fftOutData_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_0_0_0_0_full_n : IN STD_LOGIC;
        p_fftOutData_0_0_0_0_0_write : OUT STD_LOGIC;
        p_fftOutData_0_0_0_0_03_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_0_0_0_03_full_n : IN STD_LOGIC;
        p_fftOutData_0_0_0_0_03_write : OUT STD_LOGIC;
        p_fftOutData_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_1_0_0_0_full_n : IN STD_LOGIC;
        p_fftOutData_0_1_0_0_0_write : OUT STD_LOGIC;
        p_fftOutData_0_1_0_0_04_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_1_0_0_04_full_n : IN STD_LOGIC;
        p_fftOutData_0_1_0_0_04_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component fft_top1_sdiv_9ns_32ns_8_13_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component fft_top1_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_top1_sdiv_32ns_9s_32_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_top1_fifo_w22_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (21 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (21 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft_top1_fifo_w27_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (26 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (26 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft_top1_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525 : component fft_top1_fft_top1_Pipeline_VITIS_LOOP_134_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start,
        ap_done => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_done,
        ap_idle => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_idle,
        ap_ready => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_out_TREADY => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TREADY,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        data_out_TDATA => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TDATA,
        data_out_TVALID => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID,
        data_out_TKEEP => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TKEEP,
        data_out_TSTRB => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TSTRB,
        data_out_TUSER => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TUSER,
        data_out_TLAST => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TLAST,
        data_out_TID => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TID,
        data_out_TDEST => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TDEST,
        pilot_width_4_out => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_pilot_width_4_out,
        pilot_width_4_out_ap_vld => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_pilot_width_4_out_ap_vld,
        sym_num_2_out => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_sym_num_2_out,
        sym_num_2_out_ap_vld => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_sym_num_2_out_ap_vld,
        DATA_LEN_1_out => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_DATA_LEN_1_out,
        DATA_LEN_1_out_ap_vld => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_DATA_LEN_1_out_ap_vld);

    grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560 : component fft_top1_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s
    port map (
        p_fftInData_0_0_0_0_0_dout => p_inData_V_M_real_V_0_dout,
        p_fftInData_0_0_0_0_0_empty_n => p_inData_V_M_real_V_0_empty_n,
        p_fftInData_0_0_0_0_0_read => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_0_0_0_0_read,
        p_fftInData_0_0_0_0_01_dout => p_inData_V_M_real_V_1_dout,
        p_fftInData_0_0_0_0_01_empty_n => p_inData_V_M_real_V_1_empty_n,
        p_fftInData_0_0_0_0_01_read => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_0_0_0_01_read,
        p_fftInData_0_1_0_0_0_dout => p_inData_V_M_imag_V_0_dout,
        p_fftInData_0_1_0_0_0_empty_n => p_inData_V_M_imag_V_0_empty_n,
        p_fftInData_0_1_0_0_0_read => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_1_0_0_0_read,
        p_fftInData_0_1_0_0_02_dout => p_inData_V_M_imag_V_1_dout,
        p_fftInData_0_1_0_0_02_empty_n => p_inData_V_M_imag_V_1_empty_n,
        p_fftInData_0_1_0_0_02_read => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_1_0_0_02_read,
        p_fftOutData_0_0_0_0_0_din => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_0_din,
        p_fftOutData_0_0_0_0_0_full_n => p_outData_V_M_real_V_0_full_n,
        p_fftOutData_0_0_0_0_0_write => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_0_write,
        p_fftOutData_0_0_0_0_03_din => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_03_din,
        p_fftOutData_0_0_0_0_03_full_n => p_outData_V_M_real_V_1_full_n,
        p_fftOutData_0_0_0_0_03_write => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_03_write,
        p_fftOutData_0_1_0_0_0_din => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_0_din,
        p_fftOutData_0_1_0_0_0_full_n => p_outData_V_M_imag_V_0_full_n,
        p_fftOutData_0_1_0_0_0_write => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_0_write,
        p_fftOutData_0_1_0_0_04_din => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_04_din,
        p_fftOutData_0_1_0_0_04_full_n => p_outData_V_M_imag_V_1_full_n,
        p_fftOutData_0_1_0_0_04_write => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_04_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start,
        ap_done => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done,
        ap_ready => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready,
        ap_idle => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_idle,
        ap_continue => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_continue);

    sdiv_9ns_32ns_8_13_seq_1_U198 : component fft_top1_sdiv_9ns_32ns_8_13_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 32,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_744_ap_start,
        done => grp_fu_744_ap_done,
        din0 => grp_fu_744_p0,
        din1 => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_pilot_width_4_out,
        ce => ap_const_logic_1,
        dout => grp_fu_744_p2);

    mul_32s_32s_32_1_1_U199 : component fft_top1_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_sym_num_2_out,
        din1 => grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_DATA_LEN_1_out,
        dout => mul_fu_756_p2);

    sdiv_32ns_9s_32_36_seq_1_U200 : component fft_top1_sdiv_32ns_9s_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 9,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_780_ap_start,
        done => grp_fu_780_ap_done,
        din0 => mul_fu_756_p2,
        din1 => sub19_fu_770_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_780_p2);

    p_inData_V_M_real_V_0_fifo_U : component fft_top1_fifo_w22_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_inData_V_M_real_V_0_din,
        if_full_n => p_inData_V_M_real_V_0_full_n,
        if_write => p_inData_V_M_real_V_0_write,
        if_dout => p_inData_V_M_real_V_0_dout,
        if_empty_n => p_inData_V_M_real_V_0_empty_n,
        if_read => p_inData_V_M_real_V_0_read);

    p_inData_V_M_real_V_1_fifo_U : component fft_top1_fifo_w22_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_inData_V_M_real_V_1_din,
        if_full_n => p_inData_V_M_real_V_1_full_n,
        if_write => p_inData_V_M_real_V_1_write,
        if_dout => p_inData_V_M_real_V_1_dout,
        if_empty_n => p_inData_V_M_real_V_1_empty_n,
        if_read => p_inData_V_M_real_V_1_read);

    p_inData_V_M_imag_V_0_fifo_U : component fft_top1_fifo_w22_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_Result_3_fu_844_p1,
        if_full_n => p_inData_V_M_imag_V_0_full_n,
        if_write => p_inData_V_M_imag_V_0_write,
        if_dout => p_inData_V_M_imag_V_0_dout,
        if_empty_n => p_inData_V_M_imag_V_0_empty_n,
        if_read => p_inData_V_M_imag_V_0_read);

    p_inData_V_M_imag_V_1_fifo_U : component fft_top1_fifo_w22_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_Result_3_fu_844_p1,
        if_full_n => p_inData_V_M_imag_V_1_full_n,
        if_write => p_inData_V_M_imag_V_1_write,
        if_dout => p_inData_V_M_imag_V_1_dout,
        if_empty_n => p_inData_V_M_imag_V_1_empty_n,
        if_read => p_inData_V_M_imag_V_1_read);

    p_outData_V_M_real_V_0_fifo_U : component fft_top1_fifo_w27_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_0_din,
        if_full_n => p_outData_V_M_real_V_0_full_n,
        if_write => p_outData_V_M_real_V_0_write,
        if_dout => p_outData_V_M_real_V_0_dout,
        if_empty_n => p_outData_V_M_real_V_0_empty_n,
        if_read => p_outData_V_M_real_V_0_read);

    p_outData_V_M_real_V_1_fifo_U : component fft_top1_fifo_w27_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_03_din,
        if_full_n => p_outData_V_M_real_V_1_full_n,
        if_write => p_outData_V_M_real_V_1_write,
        if_dout => p_outData_V_M_real_V_1_dout,
        if_empty_n => p_outData_V_M_real_V_1_empty_n,
        if_read => p_outData_V_M_real_V_1_read);

    p_outData_V_M_imag_V_0_fifo_U : component fft_top1_fifo_w27_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_0_din,
        if_full_n => p_outData_V_M_imag_V_0_full_n,
        if_write => p_outData_V_M_imag_V_0_write,
        if_dout => p_outData_V_M_imag_V_0_dout,
        if_empty_n => p_outData_V_M_imag_V_0_empty_n,
        if_read => p_outData_V_M_imag_V_0_read);

    p_outData_V_M_imag_V_1_fifo_U : component fft_top1_fifo_w27_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_04_din,
        if_full_n => p_outData_V_M_imag_V_1_full_n,
        if_write => p_outData_V_M_imag_V_1_write,
        if_dout => p_outData_V_M_imag_V_1_dout,
        if_empty_n => p_outData_V_M_imag_V_1_empty_n,
        if_read => p_outData_V_M_imag_V_1_read);

    regslice_both_data_in_V_data_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDATA,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_data_V_U_ack_in,
        data_out => data_in_TDATA_int_regslice,
        vld_out => data_in_TVALID_int_regslice,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_data_V_U_apdone_blk);

    regslice_both_data_in_V_keep_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TKEEP,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_keep_V_U_ack_in,
        data_out => data_in_TKEEP_int_regslice,
        vld_out => regslice_both_data_in_V_keep_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_keep_V_U_apdone_blk);

    regslice_both_data_in_V_strb_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TSTRB,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_strb_V_U_ack_in,
        data_out => data_in_TSTRB_int_regslice,
        vld_out => regslice_both_data_in_V_strb_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_strb_V_U_apdone_blk);

    regslice_both_data_in_V_user_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TUSER,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_user_V_U_ack_in,
        data_out => data_in_TUSER_int_regslice,
        vld_out => regslice_both_data_in_V_user_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_user_V_U_apdone_blk);

    regslice_both_data_in_V_last_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TLAST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_last_V_U_ack_in,
        data_out => data_in_TLAST_int_regslice,
        vld_out => regslice_both_data_in_V_last_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_last_V_U_apdone_blk);

    regslice_both_data_in_V_id_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TID,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_id_V_U_ack_in,
        data_out => data_in_TID_int_regslice,
        vld_out => regslice_both_data_in_V_id_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_id_V_U_apdone_blk);

    regslice_both_data_in_V_dest_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDEST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_dest_V_U_ack_in,
        data_out => data_in_TDEST_int_regslice,
        vld_out => regslice_both_data_in_V_dest_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_dest_V_U_apdone_blk);

    regslice_both_data_out_V_data_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDATA_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => data_out_TREADY_int_regslice,
        data_out => data_out_TDATA,
        vld_out => regslice_both_data_out_V_data_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_data_V_U_apdone_blk);

    regslice_both_data_out_V_keep_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TKEEP_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_keep_V_U_ack_in_dummy,
        data_out => data_out_TKEEP,
        vld_out => regslice_both_data_out_V_keep_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_keep_V_U_apdone_blk);

    regslice_both_data_out_V_strb_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TSTRB_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_strb_V_U_ack_in_dummy,
        data_out => data_out_TSTRB,
        vld_out => regslice_both_data_out_V_strb_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_strb_V_U_apdone_blk);

    regslice_both_data_out_V_user_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TUSER_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_user_V_U_ack_in_dummy,
        data_out => data_out_TUSER,
        vld_out => regslice_both_data_out_V_user_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_user_V_U_apdone_blk);

    regslice_both_data_out_V_last_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TLAST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_last_V_U_ack_in_dummy,
        data_out => data_out_TLAST,
        vld_out => regslice_both_data_out_V_last_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_last_V_U_apdone_blk);

    regslice_both_data_out_V_id_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TID_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_id_V_U_ack_in_dummy,
        data_out => data_out_TID,
        vld_out => regslice_both_data_out_V_id_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_id_V_U_apdone_blk);

    regslice_both_data_out_V_dest_V_U : component fft_top1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDEST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_dest_V_U_ack_in_dummy,
        data_out => data_out_TDEST,
        vld_out => regslice_both_data_out_V_dest_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state55_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
                    ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done <= ap_const_logic_0;
                elsif ((grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state55_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
                    ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready <= ap_const_logic_0;
                elsif ((grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_ready = ap_const_logic_1)) then 
                    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state55)) or ((icmp_ln157_fu_804_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state53)))) then 
                    grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready = ap_const_logic_1)) then 
                    grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state58) and (data_out_TREADY_int_regslice = ap_const_logic_1))) then 
                i_1_reg_496 <= add_ln169_reg_1240;
            elsif (((icmp_ln168_fu_854_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
                i_1_reg_496 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    i_reg_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln157_fu_804_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
                i_reg_474 <= ap_const_lv2_0;
            elsif ((not((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) and (icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
                i_reg_474 <= add_ln158_fu_822_p2;
            end if; 
        end if;
    end process;

    k_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                k_fu_330 <= ap_const_lv31_0;
            elsif (((icmp_ln168_fu_854_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
                k_fu_330 <= k_2_reg_1205;
            end if; 
        end if;
    end process;

    t_1_reg_485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_1))) then 
                t_1_reg_485 <= t_3_reg_1232;
            elsif (((ap_const_boolean_0 = ap_block_state55_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
                t_1_reg_485 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    t_reg_463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) and (icmp_ln158_fu_816_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
                t_reg_463 <= t_2_reg_1213;
            elsif (((icmp_ln156_fu_793_p2 = ap_const_lv1_1) and (regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
                t_reg_463 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                add_ln169_reg_1240 <= add_ln169_fu_876_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                div20_reg_1197 <= grp_fu_780_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then
                fft_out_imag_V_fu_338 <= p_Result_5_fu_1068_p5;
                fft_out_real_V_fu_334 <= p_Result_4_fu_1056_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                k_2_reg_1205 <= k_2_fu_798_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                t_2_reg_1213 <= t_2_fu_810_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                t_3_reg_1232 <= t_3_fu_860_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state54, icmp_ln158_fu_816_p2, ap_CS_fsm_state57, icmp_ln169_fu_870_p2, ap_CS_fsm_state58, ap_CS_fsm_state52, ap_CS_fsm_state53, io_acc_block_signal_op198, ap_predicate_op198_write_state54, io_acc_block_signal_op200, ap_predicate_op200_write_state54, ap_CS_fsm_state56, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, ap_block_state57_io, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_done, regslice_both_data_out_V_data_V_U_apdone_blk, icmp_ln156_fu_793_p2, icmp_ln157_fu_804_p2, ap_CS_fsm_state55, ap_block_state55_on_subcall_done, icmp_ln168_fu_854_p2, ap_CS_fsm_state3, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((icmp_ln156_fu_793_p2 = ap_const_lv1_0) and (regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln156_fu_793_p2 = ap_const_lv1_1) and (regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                if (((icmp_ln157_fu_804_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state53))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state54 => 
                if ((not((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) and (icmp_ln158_fu_816_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                elsif ((not((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) and (icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state55 => 
                if (((ap_const_boolean_0 = ap_block_state55_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                if (((icmp_ln168_fu_854_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state57 => 
                if ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                elsif ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state58) and (data_out_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln158_fu_822_p2 <= std_logic_vector(unsigned(i_reg_474) + unsigned(ap_const_lv2_1));
    add_ln169_fu_876_p2 <= std_logic_vector(unsigned(i_1_reg_496) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;
    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_done)
    begin
        if ((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;

    ap_ST_fsm_state52_blk_assign_proc : process(regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state53_blk <= ap_const_logic_0;

    ap_ST_fsm_state54_blk_assign_proc : process(icmp_ln158_fu_816_p2, io_acc_block_signal_op198, ap_predicate_op198_write_state54, io_acc_block_signal_op200, ap_predicate_op200_write_state54, data_in_TVALID_int_regslice)
    begin
        if ((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) then 
            ap_ST_fsm_state54_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state54_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state55_blk_assign_proc : process(ap_block_state55_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state55_on_subcall_done)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state56_blk <= ap_const_logic_0;

    ap_ST_fsm_state57_blk_assign_proc : process(icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, ap_block_state57_io, data_out_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state58_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state54_assign_proc : process(icmp_ln158_fu_816_p2, io_acc_block_signal_op198, ap_predicate_op198_write_state54, io_acc_block_signal_op200, ap_predicate_op200_write_state54, data_in_TVALID_int_regslice)
    begin
                ap_block_state54 <= (((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)));
    end process;


    ap_block_state55_on_subcall_done_assign_proc : process(ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready, ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done)
    begin
                ap_block_state55_on_subcall_done <= ((ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready and ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state57_assign_proc : process(icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, data_out_TREADY_int_regslice)
    begin
                ap_block_state57 <= (((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)));
    end process;


    ap_block_state57_io_assign_proc : process(icmp_ln169_fu_870_p2, data_out_TREADY_int_regslice)
    begin
                ap_block_state57_io <= ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0));
    end process;


    ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, p_outData_V_M_real_V_0_dout, trunc_ln145_fu_882_p1, p_outData_V_M_real_V_1_dout)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then
            if ((trunc_ln145_fu_882_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4 <= p_outData_V_M_real_V_0_dout;
            elsif ((trunc_ln145_fu_882_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4 <= p_outData_V_M_real_V_1_dout;
            else 
                ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, p_outData_V_M_imag_V_0_dout, trunc_ln145_fu_882_p1, p_outData_V_M_imag_V_1_dout)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then
            if ((trunc_ln145_fu_882_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4 <= p_outData_V_M_imag_V_0_dout;
            elsif ((trunc_ln145_fu_882_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4 <= p_outData_V_M_imag_V_1_dout;
            else 
                ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_predicate_op198_write_state54_assign_proc : process(icmp_ln158_fu_816_p2, trunc_ln174_fu_850_p1)
    begin
                ap_predicate_op198_write_state54 <= ((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (trunc_ln174_fu_850_p1 = ap_const_lv1_0));
    end process;


    ap_predicate_op200_write_state54_assign_proc : process(icmp_ln158_fu_816_p2, trunc_ln174_fu_850_p1)
    begin
                ap_predicate_op200_write_state54 <= ((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (trunc_ln174_fu_850_p1 = ap_const_lv1_1));
    end process;


    ap_predicate_op223_read_state57_assign_proc : process(icmp_ln169_fu_870_p2, trunc_ln145_fu_882_p1)
    begin
                ap_predicate_op223_read_state57 <= ((trunc_ln145_fu_882_p1 = ap_const_lv1_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op227_read_state57_assign_proc : process(icmp_ln169_fu_870_p2, trunc_ln145_fu_882_p1)
    begin
                ap_predicate_op227_read_state57 <= ((trunc_ln145_fu_882_p1 = ap_const_lv1_1) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done <= (grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done or ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done);
    ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready <= (grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready or ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready);

    data_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state54, icmp_ln158_fu_816_p2, data_in_TVALID_int_regslice)
    begin
        if (((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            data_in_TDATA_blk_n <= data_in_TVALID_int_regslice;
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_in_TREADY <= regslice_both_data_in_V_data_V_U_ack_in;

    data_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state54, icmp_ln158_fu_816_p2, io_acc_block_signal_op198, ap_predicate_op198_write_state54, io_acc_block_signal_op200, ap_predicate_op200_write_state54, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_in_TREADY, ap_CS_fsm_state3, data_in_TVALID_int_regslice)
    begin
        if ((not((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) and (icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            data_in_TREADY_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_in_TREADY_int_regslice <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_in_TREADY;
        else 
            data_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, ap_CS_fsm_state58, data_out_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or ((ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) then 
            data_out_TDATA_blk_n <= data_out_TREADY_int_regslice;
        else 
            data_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_out_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, p_Result_6_fu_1080_p3, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TDATA, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if ((not((((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then 
            data_out_TDATA_int_regslice <= p_Result_6_fu_1080_p3;
        elsif (((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TDATA_int_regslice <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TDATA;
        else 
            data_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_out_TDEST_int_regslice_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TDEST, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if ((not((((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then 
            data_out_TDEST_int_regslice <= ap_const_lv1_0;
        elsif (((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TDEST_int_regslice <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TDEST;
        else 
            data_out_TDEST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TID_int_regslice_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TID, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if ((not((((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then 
            data_out_TID_int_regslice <= ap_const_lv1_0;
        elsif (((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TID_int_regslice <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TID;
        else 
            data_out_TID_int_regslice <= "X";
        end if; 
    end process;


    data_out_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TKEEP, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if ((not((((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then 
            data_out_TKEEP_int_regslice <= ap_const_lv8_0;
        elsif (((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TKEEP_int_regslice <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TKEEP;
        else 
            data_out_TKEEP_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TLAST, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if ((not((((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then 
            data_out_TLAST_int_regslice <= ap_const_lv1_0;
        elsif (((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TLAST_int_regslice <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TLAST;
        else 
            data_out_TLAST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TSTRB, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if ((not((((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then 
            data_out_TSTRB_int_regslice <= ap_const_lv8_0;
        elsif (((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TSTRB_int_regslice <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TSTRB;
        else 
            data_out_TSTRB_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TUSER_int_regslice_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TUSER, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if ((not((((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then 
            data_out_TUSER_int_regslice <= ap_const_lv1_0;
        elsif (((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TUSER_int_regslice <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TUSER;
        else 
            data_out_TUSER_int_regslice <= "X";
        end if; 
    end process;

    data_out_TVALID <= regslice_both_data_out_V_data_V_U_vld_out;

    data_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, ap_block_state57_io, grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0))) then 
            data_out_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_out_TVALID_int_regslice <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TVALID;
        else 
            data_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

        div_cast_cast_cast_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_68_fu_762_p1),9));

    empty_68_fu_762_p1 <= grp_fu_744_p2(8 - 1 downto 0);
    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start <= grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start_reg;
    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state3);

    grp_fu_744_ap_start_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_744_ap_start <= ap_const_logic_1;
        else 
            grp_fu_744_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_744_p0 <= ap_const_lv32_40(9 - 1 downto 0);

    grp_fu_780_ap_start_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_780_ap_start <= ap_const_logic_1;
        else 
            grp_fu_780_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_continue_assign_proc : process(ap_CS_fsm_state55, ap_block_state55_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state55_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_continue <= ap_const_logic_1;
        else 
            grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start <= grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start_reg;
    icmp_ln156_fu_793_p2 <= "1" when (signed(zext_ln156_fu_789_p1) < signed(div20_reg_1197)) else "0";
    icmp_ln157_fu_804_p2 <= "1" when (t_reg_463 = ap_const_lv6_20) else "0";
    icmp_ln158_fu_816_p2 <= "1" when (i_reg_474 = ap_const_lv2_2) else "0";
    icmp_ln168_fu_854_p2 <= "1" when (t_1_reg_485 = ap_const_lv6_20) else "0";
    icmp_ln169_fu_870_p2 <= "1" when (i_1_reg_496 = ap_const_lv2_2) else "0";
    io_acc_block_signal_op198 <= (p_inData_V_M_real_V_0_full_n and p_inData_V_M_imag_V_0_full_n);
    io_acc_block_signal_op200 <= (p_inData_V_M_real_V_1_full_n and p_inData_V_M_imag_V_1_full_n);
    io_acc_block_signal_op223 <= (p_outData_V_M_real_V_0_empty_n and p_outData_V_M_imag_V_0_empty_n);
    io_acc_block_signal_op227 <= (p_outData_V_M_real_V_1_empty_n and p_outData_V_M_imag_V_1_empty_n);
    k_2_fu_798_p2 <= std_logic_vector(unsigned(k_fu_330) + unsigned(ap_const_lv31_1));
    lshr_ln1201_2_fu_952_p4 <= ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4(19 downto 1);
    lshr_ln1201_5_fu_1024_p4 <= ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4(19 downto 1);
    p_Result_3_fu_844_p1 <= data_in_TDATA_int_regslice(22 - 1 downto 0);
    p_Result_4_fu_1056_p5 <= (fft_out_real_V_fu_334(31 downto 22) & sext_ln118_fu_980_p1);
    p_Result_5_fu_1068_p5 <= (fft_out_imag_V_fu_338(31 downto 22) & sext_ln119_fu_1052_p1);
    p_Result_6_fu_1080_p3 <= (p_Result_4_fu_1056_p5 & p_Result_5_fu_1068_p5);

    p_inData_V_M_imag_V_0_read_assign_proc : process(grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_1_0_0_0_read, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            p_inData_V_M_imag_V_0_read <= grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_1_0_0_0_read;
        else 
            p_inData_V_M_imag_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_imag_V_0_write_assign_proc : process(ap_CS_fsm_state54, icmp_ln158_fu_816_p2, io_acc_block_signal_op198, ap_predicate_op198_write_state54, io_acc_block_signal_op200, ap_predicate_op200_write_state54, data_in_TVALID_int_regslice)
    begin
        if ((not((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state54) and (ap_predicate_op198_write_state54 = ap_const_boolean_1))) then 
            p_inData_V_M_imag_V_0_write <= ap_const_logic_1;
        else 
            p_inData_V_M_imag_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_imag_V_1_read_assign_proc : process(grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_1_0_0_02_read, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            p_inData_V_M_imag_V_1_read <= grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_1_0_0_02_read;
        else 
            p_inData_V_M_imag_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_imag_V_1_write_assign_proc : process(ap_CS_fsm_state54, icmp_ln158_fu_816_p2, io_acc_block_signal_op198, ap_predicate_op198_write_state54, io_acc_block_signal_op200, ap_predicate_op200_write_state54, data_in_TVALID_int_regslice)
    begin
        if ((not((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state54) and (ap_predicate_op200_write_state54 = ap_const_boolean_1))) then 
            p_inData_V_M_imag_V_1_write <= ap_const_logic_1;
        else 
            p_inData_V_M_imag_V_1_write <= ap_const_logic_0;
        end if; 
    end process;

    p_inData_V_M_real_V_0_din <= data_in_TDATA_int_regslice(53 downto 32);

    p_inData_V_M_real_V_0_read_assign_proc : process(grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_0_0_0_0_read, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            p_inData_V_M_real_V_0_read <= grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_0_0_0_0_read;
        else 
            p_inData_V_M_real_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_real_V_0_write_assign_proc : process(ap_CS_fsm_state54, icmp_ln158_fu_816_p2, io_acc_block_signal_op198, ap_predicate_op198_write_state54, io_acc_block_signal_op200, ap_predicate_op200_write_state54, data_in_TVALID_int_regslice)
    begin
        if ((not((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state54) and (ap_predicate_op198_write_state54 = ap_const_boolean_1))) then 
            p_inData_V_M_real_V_0_write <= ap_const_logic_1;
        else 
            p_inData_V_M_real_V_0_write <= ap_const_logic_0;
        end if; 
    end process;

    p_inData_V_M_real_V_1_din <= data_in_TDATA_int_regslice(53 downto 32);

    p_inData_V_M_real_V_1_read_assign_proc : process(grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_0_0_0_01_read, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            p_inData_V_M_real_V_1_read <= grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftInData_0_0_0_0_01_read;
        else 
            p_inData_V_M_real_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_real_V_1_write_assign_proc : process(ap_CS_fsm_state54, icmp_ln158_fu_816_p2, io_acc_block_signal_op198, ap_predicate_op198_write_state54, io_acc_block_signal_op200, ap_predicate_op200_write_state54, data_in_TVALID_int_regslice)
    begin
        if ((not((((icmp_ln158_fu_816_p2 = ap_const_lv1_0) and (data_in_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op200_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op200 = ap_const_logic_0)) or ((ap_predicate_op198_write_state54 = ap_const_boolean_1) and (io_acc_block_signal_op198 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state54) and (ap_predicate_op200_write_state54 = ap_const_boolean_1))) then 
            p_inData_V_M_real_V_1_write <= ap_const_logic_1;
        else 
            p_inData_V_M_real_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_imag_V_0_read_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, ap_block_state57_io, data_out_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_predicate_op223_read_state57 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            p_outData_V_M_imag_V_0_read <= ap_const_logic_1;
        else 
            p_outData_V_M_imag_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_imag_V_0_write_assign_proc : process(grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_0_write, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            p_outData_V_M_imag_V_0_write <= grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_0_write;
        else 
            p_outData_V_M_imag_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_imag_V_1_read_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, ap_block_state57_io, data_out_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_predicate_op227_read_state57 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            p_outData_V_M_imag_V_1_read <= ap_const_logic_1;
        else 
            p_outData_V_M_imag_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_imag_V_1_write_assign_proc : process(grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_04_write, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            p_outData_V_M_imag_V_1_write <= grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_1_0_0_04_write;
        else 
            p_outData_V_M_imag_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_real_V_0_read_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, ap_block_state57_io, data_out_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_predicate_op223_read_state57 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            p_outData_V_M_real_V_0_read <= ap_const_logic_1;
        else 
            p_outData_V_M_real_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_real_V_0_write_assign_proc : process(grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_0_write, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            p_outData_V_M_real_V_0_write <= grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_0_write;
        else 
            p_outData_V_M_real_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_real_V_1_read_assign_proc : process(ap_CS_fsm_state57, icmp_ln169_fu_870_p2, io_acc_block_signal_op223, ap_predicate_op223_read_state57, io_acc_block_signal_op227, ap_predicate_op227_read_state57, ap_block_state57_io, data_out_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state57_io) or ((ap_predicate_op227_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op227 = ap_const_logic_0)) or ((ap_predicate_op223_read_state57 = ap_const_boolean_1) and (io_acc_block_signal_op223 = ap_const_logic_0)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln169_fu_870_p2 = ap_const_lv1_0)))) and (ap_predicate_op227_read_state57 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            p_outData_V_M_real_V_1_read <= ap_const_logic_1;
        else 
            p_outData_V_M_real_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_real_V_1_write_assign_proc : process(grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_03_write, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            p_outData_V_M_real_V_1_write <= grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_p_fftOutData_0_0_0_0_03_write;
        else 
            p_outData_V_M_real_V_1_write <= ap_const_logic_0;
        end if; 
    end process;

    read_Tout1_in_i_V_fu_1044_p3 <= 
        sub_ln1201_3_fu_1038_p2 when (tmp_23_fu_996_p3(0) = '1') else 
        zext_ln1201_3_fu_1034_p1;
    read_Tout1_in_r_V_fu_972_p3 <= 
        sub_ln1201_1_fu_966_p2 when (tmp_fu_924_p3(0) = '1') else 
        zext_ln1201_1_fu_962_p1;
        sext_ln118_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(read_Tout1_in_r_V_fu_972_p3),22));

        sext_ln119_fu_1052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(read_Tout1_in_i_V_fu_1044_p3),22));

    sub19_fu_770_p2 <= std_logic_vector(unsigned(ap_const_lv9_40) - unsigned(div_cast_cast_cast_fu_766_p1));
    sub_ln1201_1_fu_966_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(zext_ln1201_fu_948_p1));
    sub_ln1201_2_fu_1004_p2 <= std_logic_vector(unsigned(ap_const_lv37_0) - unsigned(t_5_fu_988_p3));
    sub_ln1201_3_fu_1038_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(zext_ln1201_2_fu_1020_p1));
    sub_ln1201_fu_932_p2 <= std_logic_vector(unsigned(ap_const_lv37_0) - unsigned(t_4_fu_916_p3));
    t_2_fu_810_p2 <= std_logic_vector(unsigned(t_reg_463) + unsigned(ap_const_lv6_1));
    t_3_fu_860_p2 <= std_logic_vector(unsigned(t_1_reg_485) + unsigned(ap_const_lv6_1));
    t_4_fu_916_p3 <= (trunc_ln740_fu_912_p1 & ap_const_lv17_0);
    t_5_fu_988_p3 <= (trunc_ln740_1_fu_984_p1 & ap_const_lv17_0);
    tmp_1_fu_1010_p4 <= sub_ln1201_2_fu_1004_p2(36 downto 18);
    tmp_23_fu_996_p3 <= ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4(19 downto 19);
    tmp_fu_924_p3 <= ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4(19 downto 19);
    tmp_s_fu_938_p4 <= sub_ln1201_fu_932_p2(36 downto 18);
    trunc_ln145_fu_882_p1 <= i_1_reg_496(1 - 1 downto 0);
    trunc_ln174_fu_850_p1 <= i_reg_474(1 - 1 downto 0);
    trunc_ln740_1_fu_984_p1 <= ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4(20 - 1 downto 0);
    trunc_ln740_fu_912_p1 <= ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4(20 - 1 downto 0);
    zext_ln1201_1_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1201_2_fu_952_p4),20));
    zext_ln1201_2_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1010_p4),20));
    zext_ln1201_3_fu_1034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1201_5_fu_1024_p4),20));
    zext_ln1201_fu_948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_938_p4),20));
    zext_ln156_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_fu_330),32));
end behav;
