// Seed: 3572181363
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = -1;
  initial id_6#(.id_10(1)) <= -1 == id_14;
  parameter id_17 = -1'b0;
  assign id_16 = id_10;
  always id_9 <= id_14;
  parameter id_18 = id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0][1  +:  1  <  -1] id_27;
  wire id_28;
  tri1 id_29;
  module_0 modCall_1 (
      id_18,
      id_5,
      id_27,
      id_21,
      id_15,
      id_26,
      id_24,
      id_18,
      id_7,
      id_29,
      id_5,
      id_29,
      id_14,
      id_7,
      id_5,
      id_10
  );
  wire id_30;
  assign id_24 = -1;
  final #1 id_7 <= id_26;
  tri0 id_31;
  always $display(id_31, -1, id_2, 1, -1, id_29);
  wire \id_32 ;
  localparam id_33 = id_14;
  wire id_34;
endmodule
