// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Mon Oct 28 16:55:59 2019
// Host        : rabida running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode synth_stub
//               /homes/mexner/TURBOdeb/turing_bombe_project/src/bd/turing_bombe_without_zynq/ip/turing_bombe_without_zynq_diagonal_board_0_0/turing_bombe_without_zynq_diagonal_board_0_0_stub.v
// Design      : turing_bombe_without_zynq_diagonal_board_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "diagonal_board,Vivado 2018.3" *)
module turing_bombe_without_zynq_diagonal_board_0_0(CLK_IN, RESET_IN, INPUT_VOLTAGE_IN, 
  TEST_REGISTER_IN, READY_ENIGMA_1, READY_ENIGMA_2, READY_ENIGMA_3, READY_ENIGMA_4, 
  READY_ENIGMA_5, READY_ENIGMA_6, READY_ENIGMA_7, READY_ENIGMA_8, READY_ENIGMA_9, 
  READY_ENIGMA_10, READY_ENIGMA_11, READY_ENIGMA_12, READY_OUT, NO_OUTPUT_CHANGE_OUT, 
  ACTIVE_OUT_1_ENIGMA_1_IN, ACTIVE_OUT_2_ENIGMA_1_IN, ACTIVE_OUT_1_ENIGMA_2_IN, 
  ACTIVE_OUT_2_ENIGMA_2_IN, ACTIVE_OUT_1_ENIGMA_3_IN, ACTIVE_OUT_2_ENIGMA_3_IN, 
  ACTIVE_OUT_1_ENIGMA_4_IN, ACTIVE_OUT_2_ENIGMA_4_IN, ACTIVE_OUT_1_ENIGMA_5_IN, 
  ACTIVE_OUT_2_ENIGMA_5_IN, ACTIVE_OUT_1_ENIGMA_6_IN, ACTIVE_OUT_2_ENIGMA_6_IN, 
  ACTIVE_OUT_1_ENIGMA_7_IN, ACTIVE_OUT_2_ENIGMA_7_IN, ACTIVE_OUT_1_ENIGMA_8_IN, 
  ACTIVE_OUT_2_ENIGMA_8_IN, ACTIVE_OUT_1_ENIGMA_9_IN, ACTIVE_OUT_2_ENIGMA_9_IN, 
  ACTIVE_OUT_1_ENIGMA_10_IN, ACTIVE_OUT_2_ENIGMA_10_IN, ACTIVE_OUT_1_ENIGMA_11_IN, 
  ACTIVE_OUT_2_ENIGMA_11_IN, ACTIVE_OUT_1_ENIGMA_12_IN, ACTIVE_OUT_2_ENIGMA_12_IN, 
  ENIGMA_1_DB_CON_1_IN, ENIGMA_1_DB_CON_2_IN, ENIGMA_2_DB_CON_1_IN, ENIGMA_2_DB_CON_2_IN, 
  ENIGMA_3_DB_CON_1_IN, ENIGMA_3_DB_CON_2_IN, ENIGMA_4_DB_CON_1_IN, ENIGMA_4_DB_CON_2_IN, 
  ENIGMA_5_DB_CON_1_IN, ENIGMA_5_DB_CON_2_IN, ENIGMA_6_DB_CON_1_IN, ENIGMA_6_DB_CON_2_IN, 
  ENIGMA_7_DB_CON_1_IN, ENIGMA_7_DB_CON_2_IN, ENIGMA_8_DB_CON_1_IN, ENIGMA_8_DB_CON_2_IN, 
  ENIGMA_9_DB_CON_1_IN, ENIGMA_9_DB_CON_2_IN, ENIGMA_10_DB_CON_1_IN, 
  ENIGMA_10_DB_CON_2_IN, ENIGMA_11_DB_CON_1_IN, ENIGMA_11_DB_CON_2_IN, 
  ENIGMA_12_DB_CON_1_IN, ENIGMA_12_DB_CON_2_IN, ENIGMA_1_DB1_OUT, ENIGMA_1_DB2_OUT, 
  ENIGMA_2_DB1_OUT, ENIGMA_2_DB2_OUT, ENIGMA_3_DB1_OUT, ENIGMA_3_DB2_OUT, ENIGMA_4_DB1_OUT, 
  ENIGMA_4_DB2_OUT, ENIGMA_5_DB1_OUT, ENIGMA_5_DB2_OUT, ENIGMA_6_DB1_OUT, ENIGMA_6_DB2_OUT, 
  ENIGMA_7_DB1_OUT, ENIGMA_7_DB2_OUT, ENIGMA_8_DB1_OUT, ENIGMA_8_DB2_OUT, ENIGMA_9_DB1_OUT, 
  ENIGMA_9_DB2_OUT, ENIGMA_10_DB1_OUT, ENIGMA_10_DB2_OUT, ENIGMA_11_DB1_OUT, 
  ENIGMA_11_DB2_OUT, ENIGMA_12_DB1_OUT, ENIGMA_12_DB2_OUT, RESULT_REGISTER_OUT)
/* synthesis syn_black_box black_box_pad_pin="CLK_IN,RESET_IN,INPUT_VOLTAGE_IN[4:0],TEST_REGISTER_IN[4:0],READY_ENIGMA_1,READY_ENIGMA_2,READY_ENIGMA_3,READY_ENIGMA_4,READY_ENIGMA_5,READY_ENIGMA_6,READY_ENIGMA_7,READY_ENIGMA_8,READY_ENIGMA_9,READY_ENIGMA_10,READY_ENIGMA_11,READY_ENIGMA_12,READY_OUT,NO_OUTPUT_CHANGE_OUT,ACTIVE_OUT_1_ENIGMA_1_IN[25:0],ACTIVE_OUT_2_ENIGMA_1_IN[25:0],ACTIVE_OUT_1_ENIGMA_2_IN[25:0],ACTIVE_OUT_2_ENIGMA_2_IN[25:0],ACTIVE_OUT_1_ENIGMA_3_IN[25:0],ACTIVE_OUT_2_ENIGMA_3_IN[25:0],ACTIVE_OUT_1_ENIGMA_4_IN[25:0],ACTIVE_OUT_2_ENIGMA_4_IN[25:0],ACTIVE_OUT_1_ENIGMA_5_IN[25:0],ACTIVE_OUT_2_ENIGMA_5_IN[25:0],ACTIVE_OUT_1_ENIGMA_6_IN[25:0],ACTIVE_OUT_2_ENIGMA_6_IN[25:0],ACTIVE_OUT_1_ENIGMA_7_IN[25:0],ACTIVE_OUT_2_ENIGMA_7_IN[25:0],ACTIVE_OUT_1_ENIGMA_8_IN[25:0],ACTIVE_OUT_2_ENIGMA_8_IN[25:0],ACTIVE_OUT_1_ENIGMA_9_IN[25:0],ACTIVE_OUT_2_ENIGMA_9_IN[25:0],ACTIVE_OUT_1_ENIGMA_10_IN[25:0],ACTIVE_OUT_2_ENIGMA_10_IN[25:0],ACTIVE_OUT_1_ENIGMA_11_IN[25:0],ACTIVE_OUT_2_ENIGMA_11_IN[25:0],ACTIVE_OUT_1_ENIGMA_12_IN[25:0],ACTIVE_OUT_2_ENIGMA_12_IN[25:0],ENIGMA_1_DB_CON_1_IN[4:0],ENIGMA_1_DB_CON_2_IN[4:0],ENIGMA_2_DB_CON_1_IN[4:0],ENIGMA_2_DB_CON_2_IN[4:0],ENIGMA_3_DB_CON_1_IN[4:0],ENIGMA_3_DB_CON_2_IN[4:0],ENIGMA_4_DB_CON_1_IN[4:0],ENIGMA_4_DB_CON_2_IN[4:0],ENIGMA_5_DB_CON_1_IN[4:0],ENIGMA_5_DB_CON_2_IN[4:0],ENIGMA_6_DB_CON_1_IN[4:0],ENIGMA_6_DB_CON_2_IN[4:0],ENIGMA_7_DB_CON_1_IN[4:0],ENIGMA_7_DB_CON_2_IN[4:0],ENIGMA_8_DB_CON_1_IN[4:0],ENIGMA_8_DB_CON_2_IN[4:0],ENIGMA_9_DB_CON_1_IN[4:0],ENIGMA_9_DB_CON_2_IN[4:0],ENIGMA_10_DB_CON_1_IN[4:0],ENIGMA_10_DB_CON_2_IN[4:0],ENIGMA_11_DB_CON_1_IN[4:0],ENIGMA_11_DB_CON_2_IN[4:0],ENIGMA_12_DB_CON_1_IN[4:0],ENIGMA_12_DB_CON_2_IN[4:0],ENIGMA_1_DB1_OUT[25:0],ENIGMA_1_DB2_OUT[25:0],ENIGMA_2_DB1_OUT[25:0],ENIGMA_2_DB2_OUT[25:0],ENIGMA_3_DB1_OUT[25:0],ENIGMA_3_DB2_OUT[25:0],ENIGMA_4_DB1_OUT[25:0],ENIGMA_4_DB2_OUT[25:0],ENIGMA_5_DB1_OUT[25:0],ENIGMA_5_DB2_OUT[25:0],ENIGMA_6_DB1_OUT[25:0],ENIGMA_6_DB2_OUT[25:0],ENIGMA_7_DB1_OUT[25:0],ENIGMA_7_DB2_OUT[25:0],ENIGMA_8_DB1_OUT[25:0],ENIGMA_8_DB2_OUT[25:0],ENIGMA_9_DB1_OUT[25:0],ENIGMA_9_DB2_OUT[25:0],ENIGMA_10_DB1_OUT[25:0],ENIGMA_10_DB2_OUT[25:0],ENIGMA_11_DB1_OUT[25:0],ENIGMA_11_DB2_OUT[25:0],ENIGMA_12_DB1_OUT[25:0],ENIGMA_12_DB2_OUT[25:0],RESULT_REGISTER_OUT[25:0]" */;
  input CLK_IN;
  input RESET_IN;
  input [4:0]INPUT_VOLTAGE_IN;
  input [4:0]TEST_REGISTER_IN;
  input READY_ENIGMA_1;
  input READY_ENIGMA_2;
  input READY_ENIGMA_3;
  input READY_ENIGMA_4;
  input READY_ENIGMA_5;
  input READY_ENIGMA_6;
  input READY_ENIGMA_7;
  input READY_ENIGMA_8;
  input READY_ENIGMA_9;
  input READY_ENIGMA_10;
  input READY_ENIGMA_11;
  input READY_ENIGMA_12;
  output READY_OUT;
  output NO_OUTPUT_CHANGE_OUT;
  input [25:0]ACTIVE_OUT_1_ENIGMA_1_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_1_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_2_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_2_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_3_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_3_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_4_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_4_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_5_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_5_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_6_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_6_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_7_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_7_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_8_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_8_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_9_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_9_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_10_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_10_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_11_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_11_IN;
  input [25:0]ACTIVE_OUT_1_ENIGMA_12_IN;
  input [25:0]ACTIVE_OUT_2_ENIGMA_12_IN;
  input [4:0]ENIGMA_1_DB_CON_1_IN;
  input [4:0]ENIGMA_1_DB_CON_2_IN;
  input [4:0]ENIGMA_2_DB_CON_1_IN;
  input [4:0]ENIGMA_2_DB_CON_2_IN;
  input [4:0]ENIGMA_3_DB_CON_1_IN;
  input [4:0]ENIGMA_3_DB_CON_2_IN;
  input [4:0]ENIGMA_4_DB_CON_1_IN;
  input [4:0]ENIGMA_4_DB_CON_2_IN;
  input [4:0]ENIGMA_5_DB_CON_1_IN;
  input [4:0]ENIGMA_5_DB_CON_2_IN;
  input [4:0]ENIGMA_6_DB_CON_1_IN;
  input [4:0]ENIGMA_6_DB_CON_2_IN;
  input [4:0]ENIGMA_7_DB_CON_1_IN;
  input [4:0]ENIGMA_7_DB_CON_2_IN;
  input [4:0]ENIGMA_8_DB_CON_1_IN;
  input [4:0]ENIGMA_8_DB_CON_2_IN;
  input [4:0]ENIGMA_9_DB_CON_1_IN;
  input [4:0]ENIGMA_9_DB_CON_2_IN;
  input [4:0]ENIGMA_10_DB_CON_1_IN;
  input [4:0]ENIGMA_10_DB_CON_2_IN;
  input [4:0]ENIGMA_11_DB_CON_1_IN;
  input [4:0]ENIGMA_11_DB_CON_2_IN;
  input [4:0]ENIGMA_12_DB_CON_1_IN;
  input [4:0]ENIGMA_12_DB_CON_2_IN;
  output [25:0]ENIGMA_1_DB1_OUT;
  output [25:0]ENIGMA_1_DB2_OUT;
  output [25:0]ENIGMA_2_DB1_OUT;
  output [25:0]ENIGMA_2_DB2_OUT;
  output [25:0]ENIGMA_3_DB1_OUT;
  output [25:0]ENIGMA_3_DB2_OUT;
  output [25:0]ENIGMA_4_DB1_OUT;
  output [25:0]ENIGMA_4_DB2_OUT;
  output [25:0]ENIGMA_5_DB1_OUT;
  output [25:0]ENIGMA_5_DB2_OUT;
  output [25:0]ENIGMA_6_DB1_OUT;
  output [25:0]ENIGMA_6_DB2_OUT;
  output [25:0]ENIGMA_7_DB1_OUT;
  output [25:0]ENIGMA_7_DB2_OUT;
  output [25:0]ENIGMA_8_DB1_OUT;
  output [25:0]ENIGMA_8_DB2_OUT;
  output [25:0]ENIGMA_9_DB1_OUT;
  output [25:0]ENIGMA_9_DB2_OUT;
  output [25:0]ENIGMA_10_DB1_OUT;
  output [25:0]ENIGMA_10_DB2_OUT;
  output [25:0]ENIGMA_11_DB1_OUT;
  output [25:0]ENIGMA_11_DB2_OUT;
  output [25:0]ENIGMA_12_DB1_OUT;
  output [25:0]ENIGMA_12_DB2_OUT;
  output [25:0]RESULT_REGISTER_OUT;
endmodule
