{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647465003140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647465003141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 17:10:03 2022 " "Processing started: Wed Mar 16 17:10:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647465003141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1647465003141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc flicker -c top " "Command: quartus_drc flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1647465003141 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VideoFifo.qip " "Tcl Script File VideoFifo.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VideoFifo.qip " "set_global_assignment -name QIP_FILE VideoFifo.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1647465003209 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1647465003209 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "LedShift.qip " "Tcl Script File LedShift.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE LedShift.qip " "set_global_assignment -name QIP_FILE LedShift.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1647465003209 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1647465003209 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RowBuf.qip " "Tcl Script File RowBuf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RowBuf.qip " "set_global_assignment -name QIP_FILE RowBuf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1647465003209 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1647465003209 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SDRAM 19 " "Ignored 19 assignments for entity \"SDRAM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1647465003247 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SDRAM_SDRAM 34 " "Ignored 34 assignments for entity \"SDRAM_SDRAM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1647465003247 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1647465003247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1647465003332 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647465003396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647465003396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647465003396 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1647465003396 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1647465003402 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_10M " "Node: CLK_10M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bit_num\[0\] CLK_10M " "Register bit_num\[0\] is being clocked by CLK_10M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647465003410 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1647465003410 "|top|CLK_10M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1647465003418 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1647465003418 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647465003418 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647465003418 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1647465003418 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 46 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 46 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " WideOr5 " "Node  \"WideOr5\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/top.sv" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " state.0010 " "Node  \"state.0010\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/top.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " CLK_10M~inputclkctrl " "Node  \"CLK_10M~inputclkctrl\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 5122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " state.0110 " "Node  \"state.0110\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/top.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " state.0011 " "Node  \"state.0011\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/top.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|~GND " "Node  \"sld_signaltap:auto_signaltap_0\|~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 3573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[7\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|tdo_crc_len_reg\[0\]~34 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|tdo_crc_len_reg\[0\]~34\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1876 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~1 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1001 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 5113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|collect_data " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|collect_data\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 931 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[12\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[12\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load~1 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load~1\"" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 623 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 3514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[0\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[0\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[1\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[1\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[2\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[2\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[3\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[3\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[4\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[4\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[5\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[5\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[6\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[6\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[7\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[7\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[8\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[8\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[9\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[9\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004057 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1647465004057 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1647465004057 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK_10M~inputclkctrl " "Node  \"CLK_10M~inputclkctrl\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 5122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 5113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1001 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[6\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[6\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[9\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[9\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[10\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[10\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[5\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[5\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[11\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[11\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[4\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[4\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[7\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[7\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[12\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[12\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[0\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[0\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[8\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[8\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[3\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[3\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[2\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[2\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[1\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[1\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 2096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[11\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[11\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[10\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[10\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[9\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[9\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[8\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[8\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[6\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[6\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[5\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[5\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[3\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[3\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[2\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[2\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[1\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[1\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[7\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_o9j:auto_generated\|counter_reg_bit\[7\]\"" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/db/cntr_o9j.tdf" 99 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 1428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load~1 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load~1\"" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 623 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_custom/" { { 0 { 0 ""} 0 3514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1647465004060 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1647465004060 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1647465004060 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "96 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 96 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1647465004061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 13 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647465004092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 17:10:04 2022 " "Processing ended: Wed Mar 16 17:10:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647465004092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647465004092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647465004092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1647465004092 ""}
