#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* UART_Bridge_RXInternalInterrupt */
#define UART_Bridge_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Bridge_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Bridge_RXInternalInterrupt__INTC_MASK 0x02u
#define UART_Bridge_RXInternalInterrupt__INTC_NUMBER 1u
#define UART_Bridge_RXInternalInterrupt__INTC_PRIOR_NUM 4u
#define UART_Bridge_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_Bridge_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Bridge_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_Bridge_TXInternalInterrupt */
#define UART_Bridge_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Bridge_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Bridge_TXInternalInterrupt__INTC_MASK 0x04u
#define UART_Bridge_TXInternalInterrupt__INTC_NUMBER 2u
#define UART_Bridge_TXInternalInterrupt__INTC_PRIOR_NUM 4u
#define UART_Bridge_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_Bridge_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Bridge_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_UsbSuspend_TimerHW */
#define Timer_UsbSuspend_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_UsbSuspend_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_UsbSuspend_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_UsbSuspend_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_UsbSuspend_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_UsbSuspend_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_UsbSuspend_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_UsbSuspend_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_UsbSuspend_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_UsbSuspend_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_UsbSuspend_TimerHW__PM_ACT_MSK 0x01u
#define Timer_UsbSuspend_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_UsbSuspend_TimerHW__PM_STBY_MSK 0x01u
#define Timer_UsbSuspend_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_UsbSuspend_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_UsbSuspend_TimerHW__SR0 CYREG_TMR0_SR0

/* Pin_SCLPullUp_Enable */
#define Pin_SCLPullUp_Enable__0__MASK 0x08u
#define Pin_SCLPullUp_Enable__0__PC CYREG_PRT12_PC3
#define Pin_SCLPullUp_Enable__0__PORT 12u
#define Pin_SCLPullUp_Enable__0__SHIFT 3
#define Pin_SCLPullUp_Enable__AG CYREG_PRT12_AG
#define Pin_SCLPullUp_Enable__BIE CYREG_PRT12_BIE
#define Pin_SCLPullUp_Enable__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_SCLPullUp_Enable__BYP CYREG_PRT12_BYP
#define Pin_SCLPullUp_Enable__DM0 CYREG_PRT12_DM0
#define Pin_SCLPullUp_Enable__DM1 CYREG_PRT12_DM1
#define Pin_SCLPullUp_Enable__DM2 CYREG_PRT12_DM2
#define Pin_SCLPullUp_Enable__DR CYREG_PRT12_DR
#define Pin_SCLPullUp_Enable__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_SCLPullUp_Enable__MASK 0x08u
#define Pin_SCLPullUp_Enable__PORT 12u
#define Pin_SCLPullUp_Enable__PRT CYREG_PRT12_PRT
#define Pin_SCLPullUp_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_SCLPullUp_Enable__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_SCLPullUp_Enable__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_SCLPullUp_Enable__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_SCLPullUp_Enable__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_SCLPullUp_Enable__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_SCLPullUp_Enable__PS CYREG_PRT12_PS
#define Pin_SCLPullUp_Enable__SHIFT 3
#define Pin_SCLPullUp_Enable__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_SCLPullUp_Enable__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_SCLPullUp_Enable__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_SCLPullUp_Enable__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_SCLPullUp_Enable__SLW CYREG_PRT12_SLW

/* Pin_SDAPullUp_Enable */
#define Pin_SDAPullUp_Enable__0__MASK 0x04u
#define Pin_SDAPullUp_Enable__0__PC CYREG_PRT12_PC2
#define Pin_SDAPullUp_Enable__0__PORT 12u
#define Pin_SDAPullUp_Enable__0__SHIFT 2
#define Pin_SDAPullUp_Enable__AG CYREG_PRT12_AG
#define Pin_SDAPullUp_Enable__BIE CYREG_PRT12_BIE
#define Pin_SDAPullUp_Enable__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_SDAPullUp_Enable__BYP CYREG_PRT12_BYP
#define Pin_SDAPullUp_Enable__DM0 CYREG_PRT12_DM0
#define Pin_SDAPullUp_Enable__DM1 CYREG_PRT12_DM1
#define Pin_SDAPullUp_Enable__DM2 CYREG_PRT12_DM2
#define Pin_SDAPullUp_Enable__DR CYREG_PRT12_DR
#define Pin_SDAPullUp_Enable__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_SDAPullUp_Enable__MASK 0x04u
#define Pin_SDAPullUp_Enable__PORT 12u
#define Pin_SDAPullUp_Enable__PRT CYREG_PRT12_PRT
#define Pin_SDAPullUp_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_SDAPullUp_Enable__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_SDAPullUp_Enable__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_SDAPullUp_Enable__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_SDAPullUp_Enable__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_SDAPullUp_Enable__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_SDAPullUp_Enable__PS CYREG_PRT12_PS
#define Pin_SDAPullUp_Enable__SHIFT 2
#define Pin_SDAPullUp_Enable__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_SDAPullUp_Enable__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_SDAPullUp_Enable__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_SDAPullUp_Enable__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_SDAPullUp_Enable__SLW CYREG_PRT12_SLW

/* UART_Bridge_BUART */
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_Bridge_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_Bridge_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UART_Bridge_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UART_Bridge_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_Bridge_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UART_Bridge_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UART_Bridge_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_Bridge_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_Bridge_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UART_Bridge_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_Bridge_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Bridge_BUART_sRX_RxSts__3__POS 3
#define UART_Bridge_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Bridge_BUART_sRX_RxSts__4__POS 4
#define UART_Bridge_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Bridge_BUART_sRX_RxSts__5__POS 5
#define UART_Bridge_BUART_sRX_RxSts__MASK 0x38u
#define UART_Bridge_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_Bridge_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_Bridge_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_Bridge_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_Bridge_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define UART_Bridge_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define UART_Bridge_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_Bridge_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define UART_Bridge_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define UART_Bridge_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_Bridge_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_Bridge_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define UART_Bridge_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define UART_Bridge_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Bridge_BUART_sTX_TxSts__0__POS 0
#define UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_Bridge_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Bridge_BUART_sTX_TxSts__1__POS 1
#define UART_Bridge_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Bridge_BUART_sTX_TxSts__2__POS 2
#define UART_Bridge_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Bridge_BUART_sTX_TxSts__3__POS 3
#define UART_Bridge_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Bridge_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB14_MSK
#define UART_Bridge_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_Bridge_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB14_ST
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1

/* Clock_UsbSuspend */
#define Clock_UsbSuspend__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_UsbSuspend__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_UsbSuspend__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_UsbSuspend__CFG2_SRC_SEL_MASK 0x07u
#define Clock_UsbSuspend__INDEX 0x02u
#define Clock_UsbSuspend__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_UsbSuspend__PM_ACT_MSK 0x04u
#define Clock_UsbSuspend__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_UsbSuspend__PM_STBY_MSK 0x04u

/* USBFS_bus_reset */
#define USBFS_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_bus_reset__INTC_MASK 0x800000u
#define USBFS_bus_reset__INTC_NUMBER 23u
#define USBFS_bus_reset__INTC_PRIOR_NUM 6u
#define USBFS_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2CHW_bI2C_UDB */
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B1_UDB06_A0
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B1_UDB06_A1
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B1_UDB06_D0
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B1_UDB06_D1
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B1_UDB06_F0
#define I2CHW_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B1_UDB06_F1
#define I2CHW_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define I2CHW_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define I2CHW_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define I2CHW_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define I2CHW_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2CHW_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define I2CHW_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define I2CHW_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define I2CHW_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB07_A0
#define I2CHW_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB07_A1
#define I2CHW_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define I2CHW_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB07_D0
#define I2CHW_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB07_D1
#define I2CHW_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2CHW_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define I2CHW_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB07_F0
#define I2CHW_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB07_F1
#define I2CHW_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2CHW_bI2C_UDB_StsReg__0__POS 0
#define I2CHW_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2CHW_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define I2CHW_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2CHW_bI2C_UDB_StsReg__1__POS 1
#define I2CHW_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2CHW_bI2C_UDB_StsReg__2__POS 2
#define I2CHW_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2CHW_bI2C_UDB_StsReg__3__POS 3
#define I2CHW_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2CHW_bI2C_UDB_StsReg__4__POS 4
#define I2CHW_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2CHW_bI2C_UDB_StsReg__5__POS 5
#define I2CHW_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2CHW_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB07_MSK
#define I2CHW_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2CHW_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB07_ST
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB03_CTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB03_CTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB03_MSK
#define I2CHW_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* isr_UsbSuspend */
#define isr_UsbSuspend__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_UsbSuspend__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_UsbSuspend__INTC_MASK 0x20000u
#define isr_UsbSuspend__INTC_NUMBER 17u
#define isr_UsbSuspend__INTC_PRIOR_NUM 7u
#define isr_UsbSuspend__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_UsbSuspend__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_UsbSuspend__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_HWVersionA */
#define Pin_HWVersionA__0__MASK 0x10u
#define Pin_HWVersionA__0__PC CYREG_PRT0_PC4
#define Pin_HWVersionA__0__PORT 0u
#define Pin_HWVersionA__0__SHIFT 4
#define Pin_HWVersionA__AG CYREG_PRT0_AG
#define Pin_HWVersionA__AMUX CYREG_PRT0_AMUX
#define Pin_HWVersionA__BIE CYREG_PRT0_BIE
#define Pin_HWVersionA__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_HWVersionA__BYP CYREG_PRT0_BYP
#define Pin_HWVersionA__CTL CYREG_PRT0_CTL
#define Pin_HWVersionA__DM0 CYREG_PRT0_DM0
#define Pin_HWVersionA__DM1 CYREG_PRT0_DM1
#define Pin_HWVersionA__DM2 CYREG_PRT0_DM2
#define Pin_HWVersionA__DR CYREG_PRT0_DR
#define Pin_HWVersionA__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_HWVersionA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_HWVersionA__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_HWVersionA__MASK 0x10u
#define Pin_HWVersionA__PORT 0u
#define Pin_HWVersionA__PRT CYREG_PRT0_PRT
#define Pin_HWVersionA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_HWVersionA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_HWVersionA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_HWVersionA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_HWVersionA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_HWVersionA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_HWVersionA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_HWVersionA__PS CYREG_PRT0_PS
#define Pin_HWVersionA__SHIFT 4
#define Pin_HWVersionA__SLW CYREG_PRT0_SLW

/* Pin_HWVersionB */
#define Pin_HWVersionB__0__MASK 0x20u
#define Pin_HWVersionB__0__PC CYREG_PRT0_PC5
#define Pin_HWVersionB__0__PORT 0u
#define Pin_HWVersionB__0__SHIFT 5
#define Pin_HWVersionB__AG CYREG_PRT0_AG
#define Pin_HWVersionB__AMUX CYREG_PRT0_AMUX
#define Pin_HWVersionB__BIE CYREG_PRT0_BIE
#define Pin_HWVersionB__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_HWVersionB__BYP CYREG_PRT0_BYP
#define Pin_HWVersionB__CTL CYREG_PRT0_CTL
#define Pin_HWVersionB__DM0 CYREG_PRT0_DM0
#define Pin_HWVersionB__DM1 CYREG_PRT0_DM1
#define Pin_HWVersionB__DM2 CYREG_PRT0_DM2
#define Pin_HWVersionB__DR CYREG_PRT0_DR
#define Pin_HWVersionB__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_HWVersionB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_HWVersionB__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_HWVersionB__MASK 0x20u
#define Pin_HWVersionB__PORT 0u
#define Pin_HWVersionB__PRT CYREG_PRT0_PRT
#define Pin_HWVersionB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_HWVersionB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_HWVersionB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_HWVersionB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_HWVersionB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_HWVersionB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_HWVersionB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_HWVersionB__PS CYREG_PRT0_PS
#define Pin_HWVersionB__SHIFT 5
#define Pin_HWVersionB__SLW CYREG_PRT0_SLW

/* Pin_HWVersionC */
#define Pin_HWVersionC__0__MASK 0x40u
#define Pin_HWVersionC__0__PC CYREG_PRT0_PC6
#define Pin_HWVersionC__0__PORT 0u
#define Pin_HWVersionC__0__SHIFT 6
#define Pin_HWVersionC__AG CYREG_PRT0_AG
#define Pin_HWVersionC__AMUX CYREG_PRT0_AMUX
#define Pin_HWVersionC__BIE CYREG_PRT0_BIE
#define Pin_HWVersionC__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_HWVersionC__BYP CYREG_PRT0_BYP
#define Pin_HWVersionC__CTL CYREG_PRT0_CTL
#define Pin_HWVersionC__DM0 CYREG_PRT0_DM0
#define Pin_HWVersionC__DM1 CYREG_PRT0_DM1
#define Pin_HWVersionC__DM2 CYREG_PRT0_DM2
#define Pin_HWVersionC__DR CYREG_PRT0_DR
#define Pin_HWVersionC__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_HWVersionC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_HWVersionC__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_HWVersionC__MASK 0x40u
#define Pin_HWVersionC__PORT 0u
#define Pin_HWVersionC__PRT CYREG_PRT0_PRT
#define Pin_HWVersionC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_HWVersionC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_HWVersionC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_HWVersionC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_HWVersionC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_HWVersionC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_HWVersionC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_HWVersionC__PS CYREG_PRT0_PS
#define Pin_HWVersionC__SHIFT 6
#define Pin_HWVersionC__SLW CYREG_PRT0_SLW

/* Pin_HWVersionD */
#define Pin_HWVersionD__0__MASK 0x80u
#define Pin_HWVersionD__0__PC CYREG_PRT0_PC7
#define Pin_HWVersionD__0__PORT 0u
#define Pin_HWVersionD__0__SHIFT 7
#define Pin_HWVersionD__AG CYREG_PRT0_AG
#define Pin_HWVersionD__AMUX CYREG_PRT0_AMUX
#define Pin_HWVersionD__BIE CYREG_PRT0_BIE
#define Pin_HWVersionD__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_HWVersionD__BYP CYREG_PRT0_BYP
#define Pin_HWVersionD__CTL CYREG_PRT0_CTL
#define Pin_HWVersionD__DM0 CYREG_PRT0_DM0
#define Pin_HWVersionD__DM1 CYREG_PRT0_DM1
#define Pin_HWVersionD__DM2 CYREG_PRT0_DM2
#define Pin_HWVersionD__DR CYREG_PRT0_DR
#define Pin_HWVersionD__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_HWVersionD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_HWVersionD__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_HWVersionD__MASK 0x80u
#define Pin_HWVersionD__PORT 0u
#define Pin_HWVersionD__PRT CYREG_PRT0_PRT
#define Pin_HWVersionD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_HWVersionD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_HWVersionD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_HWVersionD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_HWVersionD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_HWVersionD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_HWVersionD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_HWVersionD__PS CYREG_PRT0_PS
#define Pin_HWVersionD__SHIFT 7
#define Pin_HWVersionD__SLW CYREG_PRT0_SLW

/* Pin_HWVersionE */
#define Pin_HWVersionE__0__MASK 0x04u
#define Pin_HWVersionE__0__PC CYREG_PRT3_PC2
#define Pin_HWVersionE__0__PORT 3u
#define Pin_HWVersionE__0__SHIFT 2
#define Pin_HWVersionE__AG CYREG_PRT3_AG
#define Pin_HWVersionE__AMUX CYREG_PRT3_AMUX
#define Pin_HWVersionE__BIE CYREG_PRT3_BIE
#define Pin_HWVersionE__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_HWVersionE__BYP CYREG_PRT3_BYP
#define Pin_HWVersionE__CTL CYREG_PRT3_CTL
#define Pin_HWVersionE__DM0 CYREG_PRT3_DM0
#define Pin_HWVersionE__DM1 CYREG_PRT3_DM1
#define Pin_HWVersionE__DM2 CYREG_PRT3_DM2
#define Pin_HWVersionE__DR CYREG_PRT3_DR
#define Pin_HWVersionE__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_HWVersionE__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_HWVersionE__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_HWVersionE__MASK 0x04u
#define Pin_HWVersionE__PORT 3u
#define Pin_HWVersionE__PRT CYREG_PRT3_PRT
#define Pin_HWVersionE__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_HWVersionE__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_HWVersionE__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_HWVersionE__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_HWVersionE__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_HWVersionE__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_HWVersionE__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_HWVersionE__PS CYREG_PRT3_PS
#define Pin_HWVersionE__SHIFT 2
#define Pin_HWVersionE__SLW CYREG_PRT3_SLW

/* Pin_HWVersionF */
#define Pin_HWVersionF__0__MASK 0x08u
#define Pin_HWVersionF__0__PC CYREG_PRT3_PC3
#define Pin_HWVersionF__0__PORT 3u
#define Pin_HWVersionF__0__SHIFT 3
#define Pin_HWVersionF__AG CYREG_PRT3_AG
#define Pin_HWVersionF__AMUX CYREG_PRT3_AMUX
#define Pin_HWVersionF__BIE CYREG_PRT3_BIE
#define Pin_HWVersionF__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_HWVersionF__BYP CYREG_PRT3_BYP
#define Pin_HWVersionF__CTL CYREG_PRT3_CTL
#define Pin_HWVersionF__DM0 CYREG_PRT3_DM0
#define Pin_HWVersionF__DM1 CYREG_PRT3_DM1
#define Pin_HWVersionF__DM2 CYREG_PRT3_DM2
#define Pin_HWVersionF__DR CYREG_PRT3_DR
#define Pin_HWVersionF__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_HWVersionF__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_HWVersionF__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_HWVersionF__MASK 0x08u
#define Pin_HWVersionF__PORT 3u
#define Pin_HWVersionF__PRT CYREG_PRT3_PRT
#define Pin_HWVersionF__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_HWVersionF__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_HWVersionF__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_HWVersionF__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_HWVersionF__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_HWVersionF__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_HWVersionF__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_HWVersionF__PS CYREG_PRT3_PS
#define Pin_HWVersionF__SHIFT 3
#define Pin_HWVersionF__SLW CYREG_PRT3_SLW

/* I2CHW_I2C_IRQ */
#define I2CHW_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2CHW_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2CHW_I2C_IRQ__INTC_MASK 0x01u
#define I2CHW_I2C_IRQ__INTC_NUMBER 0u
#define I2CHW_I2C_IRQ__INTC_PRIOR_NUM 5u
#define I2CHW_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define I2CHW_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2CHW_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_StatusLED */
#define Pin_StatusLED__0__MASK 0x02u
#define Pin_StatusLED__0__PC CYREG_PRT3_PC1
#define Pin_StatusLED__0__PORT 3u
#define Pin_StatusLED__0__SHIFT 1
#define Pin_StatusLED__AG CYREG_PRT3_AG
#define Pin_StatusLED__AMUX CYREG_PRT3_AMUX
#define Pin_StatusLED__BIE CYREG_PRT3_BIE
#define Pin_StatusLED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_StatusLED__BYP CYREG_PRT3_BYP
#define Pin_StatusLED__CTL CYREG_PRT3_CTL
#define Pin_StatusLED__DM0 CYREG_PRT3_DM0
#define Pin_StatusLED__DM1 CYREG_PRT3_DM1
#define Pin_StatusLED__DM2 CYREG_PRT3_DM2
#define Pin_StatusLED__DR CYREG_PRT3_DR
#define Pin_StatusLED__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_StatusLED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_StatusLED__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_StatusLED__MASK 0x02u
#define Pin_StatusLED__PORT 3u
#define Pin_StatusLED__PRT CYREG_PRT3_PRT
#define Pin_StatusLED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_StatusLED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_StatusLED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_StatusLED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_StatusLED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_StatusLED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_StatusLED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_StatusLED__PS CYREG_PRT3_PS
#define Pin_StatusLED__SHIFT 1
#define Pin_StatusLED__SLW CYREG_PRT3_SLW

/* USBFS_arb_int */
#define USBFS_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_arb_int__INTC_MASK 0x400000u
#define USBFS_arb_int__INTC_NUMBER 22u
#define USBFS_arb_int__INTC_PRIOR_NUM 6u
#define USBFS_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ord_int */
#define USBFS_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ord_int__INTC_MASK 0x2000000u
#define USBFS_ord_int__INTC_NUMBER 25u
#define USBFS_ord_int__INTC_PRIOR_NUM 6u
#define USBFS_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBFS_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_sof_int */
#define USBFS_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_sof_int__INTC_MASK 0x200000u
#define USBFS_sof_int__INTC_NUMBER 21u
#define USBFS_sof_int__INTC_PRIOR_NUM 6u
#define USBFS_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBFS_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_dp_int */
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_dp_int__INTC_MASK 0x1000u
#define USBFS_dp_int__INTC_NUMBER 12u
#define USBFS_dp_int__INTC_PRIOR_NUM 6u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_I2C_SCL */
#define Pin_I2C_SCL__0__MASK 0x01u
#define Pin_I2C_SCL__0__PC CYREG_PRT12_PC0
#define Pin_I2C_SCL__0__PORT 12u
#define Pin_I2C_SCL__0__SHIFT 0
#define Pin_I2C_SCL__AG CYREG_PRT12_AG
#define Pin_I2C_SCL__BIE CYREG_PRT12_BIE
#define Pin_I2C_SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_I2C_SCL__BYP CYREG_PRT12_BYP
#define Pin_I2C_SCL__DM0 CYREG_PRT12_DM0
#define Pin_I2C_SCL__DM1 CYREG_PRT12_DM1
#define Pin_I2C_SCL__DM2 CYREG_PRT12_DM2
#define Pin_I2C_SCL__DR CYREG_PRT12_DR
#define Pin_I2C_SCL__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_I2C_SCL__MASK 0x01u
#define Pin_I2C_SCL__PORT 12u
#define Pin_I2C_SCL__PRT CYREG_PRT12_PRT
#define Pin_I2C_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_I2C_SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_I2C_SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_I2C_SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_I2C_SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_I2C_SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_I2C_SCL__PS CYREG_PRT12_PS
#define Pin_I2C_SCL__SHIFT 0
#define Pin_I2C_SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_I2C_SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_I2C_SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_I2C_SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_I2C_SCL__SLW CYREG_PRT12_SLW

/* Pin_I2C_SDA */
#define Pin_I2C_SDA__0__MASK 0x02u
#define Pin_I2C_SDA__0__PC CYREG_PRT12_PC1
#define Pin_I2C_SDA__0__PORT 12u
#define Pin_I2C_SDA__0__SHIFT 1
#define Pin_I2C_SDA__AG CYREG_PRT12_AG
#define Pin_I2C_SDA__BIE CYREG_PRT12_BIE
#define Pin_I2C_SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_I2C_SDA__BYP CYREG_PRT12_BYP
#define Pin_I2C_SDA__DM0 CYREG_PRT12_DM0
#define Pin_I2C_SDA__DM1 CYREG_PRT12_DM1
#define Pin_I2C_SDA__DM2 CYREG_PRT12_DM2
#define Pin_I2C_SDA__DR CYREG_PRT12_DR
#define Pin_I2C_SDA__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_I2C_SDA__MASK 0x02u
#define Pin_I2C_SDA__PORT 12u
#define Pin_I2C_SDA__PRT CYREG_PRT12_PRT
#define Pin_I2C_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_I2C_SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_I2C_SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_I2C_SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_I2C_SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_I2C_SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_I2C_SDA__PS CYREG_PRT12_PS
#define Pin_I2C_SDA__SHIFT 1
#define Pin_I2C_SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_I2C_SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_I2C_SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_I2C_SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_I2C_SDA__SLW CYREG_PRT12_SLW

/* Pin_UART_Rx */
#define Pin_UART_Rx__0__MASK 0x40u
#define Pin_UART_Rx__0__PC CYREG_PRT12_PC6
#define Pin_UART_Rx__0__PORT 12u
#define Pin_UART_Rx__0__SHIFT 6
#define Pin_UART_Rx__AG CYREG_PRT12_AG
#define Pin_UART_Rx__BIE CYREG_PRT12_BIE
#define Pin_UART_Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_UART_Rx__BYP CYREG_PRT12_BYP
#define Pin_UART_Rx__DM0 CYREG_PRT12_DM0
#define Pin_UART_Rx__DM1 CYREG_PRT12_DM1
#define Pin_UART_Rx__DM2 CYREG_PRT12_DM2
#define Pin_UART_Rx__DR CYREG_PRT12_DR
#define Pin_UART_Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_UART_Rx__MASK 0x40u
#define Pin_UART_Rx__PORT 12u
#define Pin_UART_Rx__PRT CYREG_PRT12_PRT
#define Pin_UART_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_UART_Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_UART_Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_UART_Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_UART_Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_UART_Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_UART_Rx__PS CYREG_PRT12_PS
#define Pin_UART_Rx__SHIFT 6
#define Pin_UART_Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_UART_Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_UART_Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_UART_Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_UART_Rx__SLW CYREG_PRT12_SLW

/* Pin_UART_Tx */
#define Pin_UART_Tx__0__MASK 0x80u
#define Pin_UART_Tx__0__PC CYREG_PRT12_PC7
#define Pin_UART_Tx__0__PORT 12u
#define Pin_UART_Tx__0__SHIFT 7
#define Pin_UART_Tx__AG CYREG_PRT12_AG
#define Pin_UART_Tx__BIE CYREG_PRT12_BIE
#define Pin_UART_Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_UART_Tx__BYP CYREG_PRT12_BYP
#define Pin_UART_Tx__DM0 CYREG_PRT12_DM0
#define Pin_UART_Tx__DM1 CYREG_PRT12_DM1
#define Pin_UART_Tx__DM2 CYREG_PRT12_DM2
#define Pin_UART_Tx__DR CYREG_PRT12_DR
#define Pin_UART_Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_UART_Tx__MASK 0x80u
#define Pin_UART_Tx__PORT 12u
#define Pin_UART_Tx__PRT CYREG_PRT12_PRT
#define Pin_UART_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_UART_Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_UART_Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_UART_Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_UART_Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_UART_Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_UART_Tx__PS CYREG_PRT12_PS
#define Pin_UART_Tx__SHIFT 7
#define Pin_UART_Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_UART_Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_UART_Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_UART_Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_UART_Tx__SLW CYREG_PRT12_SLW

/* Clock_UART */
#define Clock_UART__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_UART__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_UART__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_UART__CFG2_SRC_SEL_MASK 0x07u
#define Clock_UART__INDEX 0x01u
#define Clock_UART__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_UART__PM_ACT_MSK 0x02u
#define Clock_UART__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_UART__PM_STBY_MSK 0x02u

/* USBFS_ep_0 */
#define USBFS_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_0__INTC_MASK 0x1000000u
#define USBFS_ep_0__INTC_NUMBER 24u
#define USBFS_ep_0__INTC_PRIOR_NUM 6u
#define USBFS_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
#define USBFS_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_1__INTC_MASK 0x08u
#define USBFS_ep_1__INTC_NUMBER 3u
#define USBFS_ep_1__INTC_PRIOR_NUM 6u
#define USBFS_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBFS_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
#define USBFS_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_2__INTC_MASK 0x10u
#define USBFS_ep_2__INTC_NUMBER 4u
#define USBFS_ep_2__INTC_PRIOR_NUM 6u
#define USBFS_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBFS_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_3 */
#define USBFS_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_3__INTC_MASK 0x20u
#define USBFS_ep_3__INTC_NUMBER 5u
#define USBFS_ep_3__INTC_PRIOR_NUM 6u
#define USBFS_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBFS_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_4 */
#define USBFS_ep_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_4__INTC_MASK 0x40u
#define USBFS_ep_4__INTC_NUMBER 6u
#define USBFS_ep_4__INTC_PRIOR_NUM 6u
#define USBFS_ep_4__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBFS_ep_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_5 */
#define USBFS_ep_5__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_5__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_5__INTC_MASK 0x80u
#define USBFS_ep_5__INTC_NUMBER 7u
#define USBFS_ep_5__INTC_PRIOR_NUM 6u
#define USBFS_ep_5__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBFS_ep_5__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_5__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_6 */
#define USBFS_ep_6__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_6__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_6__INTC_MASK 0x100u
#define USBFS_ep_6__INTC_NUMBER 8u
#define USBFS_ep_6__INTC_PRIOR_NUM 6u
#define USBFS_ep_6__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define USBFS_ep_6__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_6__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_7 */
#define USBFS_ep_7__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_7__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_7__INTC_MASK 0x200u
#define USBFS_ep_7__INTC_NUMBER 9u
#define USBFS_ep_7__INTC_PRIOR_NUM 6u
#define USBFS_ep_7__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define USBFS_ep_7__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_7__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_VBUS */
#define USBFS_VBUS__0__MASK 0x40u
#define USBFS_VBUS__0__PC CYREG_PRT1_PC6
#define USBFS_VBUS__0__PORT 1u
#define USBFS_VBUS__0__SHIFT 6
#define USBFS_VBUS__AG CYREG_PRT1_AG
#define USBFS_VBUS__AMUX CYREG_PRT1_AMUX
#define USBFS_VBUS__BIE CYREG_PRT1_BIE
#define USBFS_VBUS__BIT_MASK CYREG_PRT1_BIT_MASK
#define USBFS_VBUS__BYP CYREG_PRT1_BYP
#define USBFS_VBUS__CTL CYREG_PRT1_CTL
#define USBFS_VBUS__DM0 CYREG_PRT1_DM0
#define USBFS_VBUS__DM1 CYREG_PRT1_DM1
#define USBFS_VBUS__DM2 CYREG_PRT1_DM2
#define USBFS_VBUS__DR CYREG_PRT1_DR
#define USBFS_VBUS__INP_DIS CYREG_PRT1_INP_DIS
#define USBFS_VBUS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define USBFS_VBUS__LCD_EN CYREG_PRT1_LCD_EN
#define USBFS_VBUS__MASK 0x40u
#define USBFS_VBUS__PORT 1u
#define USBFS_VBUS__PRT CYREG_PRT1_PRT
#define USBFS_VBUS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define USBFS_VBUS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define USBFS_VBUS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define USBFS_VBUS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define USBFS_VBUS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define USBFS_VBUS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define USBFS_VBUS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define USBFS_VBUS__PS CYREG_PRT1_PS
#define USBFS_VBUS__SHIFT 6
#define USBFS_VBUS__SLW CYREG_PRT1_SLW

/* Clock_I2C */
#define Clock_I2C__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_I2C__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_I2C__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_I2C__CFG2_SRC_SEL_MASK 0x07u
#define Clock_I2C__INDEX 0x00u
#define Clock_I2C__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_I2C__PM_ACT_MSK 0x01u
#define Clock_I2C__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_I2C__PM_STBY_MSK 0x01u

/* USBFS_USB */
#define USBFS_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_USB__CR0 CYREG_USB_CR0
#define USBFS_USB__CR1 CYREG_USB_CR1
#define USBFS_USB__CWA CYREG_USB_CWA
#define USBFS_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_USB__PM_ACT_MSK 0x01u
#define USBFS_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_USB__PM_STBY_MSK 0x01u
#define USBFS_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_USB__SOF0 CYREG_USB_SOF0
#define USBFS_USB__SOF1 CYREG_USB_SOF1
#define USBFS_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBFS_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN

/* USBFS_Dm */
#define USBFS_Dm__0__MASK 0x80u
#define USBFS_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_Dm__0__PORT 15u
#define USBFS_Dm__0__SHIFT 7
#define USBFS_Dm__AG CYREG_PRT15_AG
#define USBFS_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_Dm__BIE CYREG_PRT15_BIE
#define USBFS_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dm__BYP CYREG_PRT15_BYP
#define USBFS_Dm__CTL CYREG_PRT15_CTL
#define USBFS_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_Dm__DR CYREG_PRT15_DR
#define USBFS_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dm__MASK 0x80u
#define USBFS_Dm__PORT 15u
#define USBFS_Dm__PRT CYREG_PRT15_PRT
#define USBFS_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dm__PS CYREG_PRT15_PS
#define USBFS_Dm__SHIFT 7
#define USBFS_Dm__SLW CYREG_PRT15_SLW

/* USBFS_Dp */
#define USBFS_Dp__0__MASK 0x40u
#define USBFS_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_Dp__0__PORT 15u
#define USBFS_Dp__0__SHIFT 6
#define USBFS_Dp__AG CYREG_PRT15_AG
#define USBFS_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_Dp__BIE CYREG_PRT15_BIE
#define USBFS_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dp__BYP CYREG_PRT15_BYP
#define USBFS_Dp__CTL CYREG_PRT15_CTL
#define USBFS_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_Dp__DR CYREG_PRT15_DR
#define USBFS_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dp__MASK 0x40u
#define USBFS_Dp__PORT 15u
#define USBFS_Dp__PRT CYREG_PRT15_PRT
#define USBFS_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dp__PS CYREG_PRT15_PS
#define USBFS_Dp__SHIFT 6
#define USBFS_Dp__SLW CYREG_PRT15_SLW
#define USBFS_Dp__SNAP CYREG_PICU_15_SNAP_15

/* SWDXRES */
#define SWDXRES__0__MASK 0x10u
#define SWDXRES__0__PC CYREG_PRT2_PC4
#define SWDXRES__0__PORT 2u
#define SWDXRES__0__SHIFT 4
#define SWDXRES__AG CYREG_PRT2_AG
#define SWDXRES__AMUX CYREG_PRT2_AMUX
#define SWDXRES__BIE CYREG_PRT2_BIE
#define SWDXRES__BIT_MASK CYREG_PRT2_BIT_MASK
#define SWDXRES__BYP CYREG_PRT2_BYP
#define SWDXRES__CTL CYREG_PRT2_CTL
#define SWDXRES__DM0 CYREG_PRT2_DM0
#define SWDXRES__DM1 CYREG_PRT2_DM1
#define SWDXRES__DM2 CYREG_PRT2_DM2
#define SWDXRES__DR CYREG_PRT2_DR
#define SWDXRES__INP_DIS CYREG_PRT2_INP_DIS
#define SWDXRES__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SWDXRES__LCD_EN CYREG_PRT2_LCD_EN
#define SWDXRES__MASK 0x10u
#define SWDXRES__PORT 2u
#define SWDXRES__PRT CYREG_PRT2_PRT
#define SWDXRES__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SWDXRES__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SWDXRES__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SWDXRES__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SWDXRES__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SWDXRES__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SWDXRES__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SWDXRES__PS CYREG_PRT2_PS
#define SWDXRES__SHIFT 4
#define SWDXRES__SLW CYREG_PRT2_SLW

/* SWDCLK */
#define SWDCLK__0__MASK 0x02u
#define SWDCLK__0__PC CYREG_PRT2_PC1
#define SWDCLK__0__PORT 2u
#define SWDCLK__0__SHIFT 1
#define SWDCLK__AG CYREG_PRT2_AG
#define SWDCLK__AMUX CYREG_PRT2_AMUX
#define SWDCLK__BIE CYREG_PRT2_BIE
#define SWDCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SWDCLK__BYP CYREG_PRT2_BYP
#define SWDCLK__CTL CYREG_PRT2_CTL
#define SWDCLK__DM0 CYREG_PRT2_DM0
#define SWDCLK__DM1 CYREG_PRT2_DM1
#define SWDCLK__DM2 CYREG_PRT2_DM2
#define SWDCLK__DR CYREG_PRT2_DR
#define SWDCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SWDCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SWDCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SWDCLK__MASK 0x02u
#define SWDCLK__PORT 2u
#define SWDCLK__PRT CYREG_PRT2_PRT
#define SWDCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SWDCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SWDCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SWDCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SWDCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SWDCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SWDCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SWDCLK__PS CYREG_PRT2_PS
#define SWDCLK__SHIFT 1
#define SWDCLK__SLW CYREG_PRT2_SLW

/* SWDIO */
#define SWDIO__0__MASK 0x01u
#define SWDIO__0__PC CYREG_PRT2_PC0
#define SWDIO__0__PORT 2u
#define SWDIO__0__SHIFT 0
#define SWDIO__AG CYREG_PRT2_AG
#define SWDIO__AMUX CYREG_PRT2_AMUX
#define SWDIO__BIE CYREG_PRT2_BIE
#define SWDIO__BIT_MASK CYREG_PRT2_BIT_MASK
#define SWDIO__BYP CYREG_PRT2_BYP
#define SWDIO__CTL CYREG_PRT2_CTL
#define SWDIO__DM0 CYREG_PRT2_DM0
#define SWDIO__DM1 CYREG_PRT2_DM1
#define SWDIO__DM2 CYREG_PRT2_DM2
#define SWDIO__DR CYREG_PRT2_DR
#define SWDIO__INP_DIS CYREG_PRT2_INP_DIS
#define SWDIO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SWDIO__LCD_EN CYREG_PRT2_LCD_EN
#define SWDIO__MASK 0x01u
#define SWDIO__PORT 2u
#define SWDIO__PRT CYREG_PRT2_PRT
#define SWDIO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SWDIO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SWDIO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SWDIO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SWDIO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SWDIO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SWDIO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SWDIO__PS CYREG_PRT2_PS
#define SWDIO__SHIFT 0
#define SWDIO__SLW CYREG_PRT2_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E109069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
