Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Apr  5 13:16:39 2020
| Host         : LAPTOP-29F6BB3T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file main_timing_summary_routed.rpt -warn_on_violation -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/hcount_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_vga_timing/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.717        0.000                      0                   74        0.122        0.000                      0                   74        3.000        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk65MHz_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk65MHz_clk_wiz_0       10.717        0.000                      0                   74        0.122        0.000                      0                   74        7.192        0.000                       0                    69  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk65MHz_clk_wiz_0
  To Clock:  clk65MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.717ns  (required time - arrival time)
  Source:                 my_background/hblnk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_object_square/rgb_out_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.823ns (19.427%)  route 3.413ns (80.573%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=58, routed)          1.634    -0.878    my_background/CLK
    SLICE_X3Y37          FDCE                                         r  my_background/hblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  my_background/hblnk_out_reg/Q
                         net (fo=6, routed)           1.139     0.718    my_background/hblnk_out_background
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.842 f  my_background/rgb_out[11]_i_4/O
                         net (fo=1, routed)           0.940     1.782    my_background/rgb_out[11]_i_4_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I1_O)        0.124     1.906 f  my_background/rgb_out[11]_i_2/O
                         net (fo=5, routed)           0.585     2.491    my_background/rgb_out[11]_i_2_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I0_O)        0.119     2.610 r  my_background/rgb_out[10]_i_1/O
                         net (fo=3, routed)           0.749     3.359    my_object_square/D[3]
    SLICE_X0Y38          FDCE                                         r  my_object_square/rgb_out_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=58, routed)          1.516    13.906    my_object_square/CLK
    SLICE_X0Y38          FDCE                                         r  my_object_square/rgb_out_reg[10]_lopt_replica/C
                         clock pessimism              0.578    14.483    
                         clock uncertainty           -0.132    14.351    
    SLICE_X0Y38          FDCE (Setup_fdce_C_D)       -0.275    14.076    my_object_square/rgb_out_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 10.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    my_clk_wiz_0/inst/clk65MHz_clk_wiz_0_en_clk
    SLICE_X35Y36         FDCE                                         r  my_clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.898 r  my_clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.842    my_clk_wiz_0/inst/seq_reg1[0]
    SLICE_X35Y36         FDCE                                         r  my_clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    my_clk_wiz_0/inst/clk65MHz_clk_wiz_0_en_clk
    SLICE_X35Y36         FDCE                                         r  my_clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.267    -1.039    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.075    -0.964    my_clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65MHz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    my_clk_wiz_0/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X35Y36     my_clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X3Y37      my_background/hblnk_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    my_clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



