@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT420 |Found inferred clock hello_world|i_Clk with period 8.06ns. Please declare a user-defined clock on object "p:i_Clk"
