
///////////////////////////////////
// Efinity Synthesis Started 
// May 04, 2024 18:37:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:134)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:135)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 04, 2024 19:00:57
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 00:31:26
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 11:22:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 17:52:20
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 19:02:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 19:48:02
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 20:37:37
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:04:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:15:02
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:31:42
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:22:59
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:39:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:59:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:54:27
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 17:58:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:19:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:38:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 19:11:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 20:24:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 21:04:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:23:52
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_LOCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MST_SCL_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MST_SDA_IN is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:34:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:59:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 23:01:49
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2024 23:42:43
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 15:41:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:07:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:36:33
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 17:01:39
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 20:14:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:212)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:214)

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 20:30:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:212)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:214)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 13:55:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 13:58:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:11:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:26:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:50:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 15:14:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 17:28:43
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 18:49:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 19:52:15
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 20:33:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 22:32:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 23:03:05
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 11:45:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:36)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 12:48:49
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:36)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 12:54:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:39:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 14:51:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 16:45:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 17:26:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:19:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:58:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 02, 2024 19:25:09
///////////////////////////////////

[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 09, 2024 11:17:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:40)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:43:12
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:44:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:274)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 21:14:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:274)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 22:30:08
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:274)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:22:13
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:274)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:51:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:273)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:275)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:276)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 22, 2024 23:36:28
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:169)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:170)
[EFX-0011 VERI-WARNING] expression size 15 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:172)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:173)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:44)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 22, 2024 23:59:33
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:169)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:170)
[EFX-0011 VERI-WARNING] expression size 15 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:172)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:173)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:44)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 12:00:50
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:169)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:170)
[EFX-0011 VERI-WARNING] expression size 15 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:172)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:173)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:44)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 14:59:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:167)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:44)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 17:46:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:167)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:43)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 30, 2024 23:43:46
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:175)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:49)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 15:39:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:175)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:49)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 17:40:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:175)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:48)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 18:59:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:175)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:48)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
