// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
  IN in[16], load, address[9];
  OUT out[16];

  PARTS:
    DMux8Way(in=load, sel=address[6..8], a=ld0, b=ld1, c=ld2, d=ld3, e=ld4, f=ld5, g=ld6, h=ld7);

    RAM64(in=in, load=ld0, address=address[0..5], out=a);
    RAM64(in=in, load=ld1, address=address[0..5], out=b);
    RAM64(in=in, load=ld2, address=address[0..5], out=c);
    RAM64(in=in, load=ld3, address=address[0..5], out=d);
    RAM64(in=in, load=ld4, address=address[0..5], out=e);
    RAM64(in=in, load=ld5, address=address[0..5], out=f);
    RAM64(in=in, load=ld6, address=address[0..5], out=g);
    RAM64(in=in, load=ld7, address=address[0..5], out=h);

    Mux8Way16(a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h, sel=address[6..8], out=out);
}
