<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>LPC17xx SysCtl APIs</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">LPC17xx SysCtl APIs<div class="ingroups"><a class="el" href="group___l_p_c17xx___sys_ctl.html">LPC17xx_SysCtl</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>LPC17xx SysCtl API Reference.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga87bc1f4fe7be0b76834c4a0fc573845f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga87bc1f4fe7be0b76834c4a0fc573845f">SysCtlDelay</a> (unsigned long ulCount)</td></tr>
<tr class="separator:ga87bc1f4fe7be0b76834c4a0fc573845f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b213f930110a6aad1126d0a485fdc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga81b213f930110a6aad1126d0a485fdc2">SysCtlClockSet</a> (unsigned long ulSysClk, unsigned long ulConfig)</td></tr>
<tr class="memdesc:ga81b213f930110a6aad1126d0a485fdc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a small delay.  <a href="#ga81b213f930110a6aad1126d0a485fdc2">More...</a><br/></td></tr>
<tr class="separator:ga81b213f930110a6aad1126d0a485fdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1be94185518e2952fa295e974b01c16"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa1be94185518e2952fa295e974b01c16">SysCtlExtIntCfg</a> (unsigned long ulPin, unsigned long ulCfg)</td></tr>
<tr class="memdesc:gaa1be94185518e2952fa295e974b01c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure External interrupt.  <a href="#gaa1be94185518e2952fa295e974b01c16">More...</a><br/></td></tr>
<tr class="separator:gaa1be94185518e2952fa295e974b01c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96049135a1b7fdefb8ea2e6dfa844ab"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaf96049135a1b7fdefb8ea2e6dfa844ab">SysCtlExtIntFlagGet</a> (void)</td></tr>
<tr class="memdesc:gaf96049135a1b7fdefb8ea2e6dfa844ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the External Interrupt source flag.  <a href="#gaf96049135a1b7fdefb8ea2e6dfa844ab">More...</a><br/></td></tr>
<tr class="separator:gaf96049135a1b7fdefb8ea2e6dfa844ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9912e40aa04b0aee6862f1d341f17478"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9912e40aa04b0aee6862f1d341f17478">SysCtlExtIntFlagCheck</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:ga9912e40aa04b0aee6862f1d341f17478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the External Interrupt source flag.  <a href="#ga9912e40aa04b0aee6862f1d341f17478">More...</a><br/></td></tr>
<tr class="separator:ga9912e40aa04b0aee6862f1d341f17478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a987345cc532507833eefd915cb6d34"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga8a987345cc532507833eefd915cb6d34">SysCtlExtIntFlagClear</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:ga8a987345cc532507833eefd915cb6d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the External Interrupt source flag.  <a href="#ga8a987345cc532507833eefd915cb6d34">More...</a><br/></td></tr>
<tr class="separator:ga8a987345cc532507833eefd915cb6d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7eaf3273efa935f7bedfd3760d11b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7e7eaf3273efa935f7bedfd3760d11b8">SysCtlReset</a> (void)</td></tr>
<tr class="memdesc:ga7e7eaf3273efa935f7bedfd3760d11b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the device.  <a href="#ga7e7eaf3273efa935f7bedfd3760d11b8">More...</a><br/></td></tr>
<tr class="separator:ga7e7eaf3273efa935f7bedfd3760d11b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b843fb6af0344fb554f54538fb84aab"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9b843fb6af0344fb554f54538fb84aab">SysCtlResetFlagGet</a> (void)</td></tr>
<tr class="memdesc:ga9b843fb6af0344fb554f54538fb84aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the reset source flag.  <a href="#ga9b843fb6af0344fb554f54538fb84aab">More...</a><br/></td></tr>
<tr class="separator:ga9b843fb6af0344fb554f54538fb84aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa463f0d300ee5211ca6c2ca8e9b594"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabfa463f0d300ee5211ca6c2ca8e9b594">SysCtlResetFlagCheck</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:gabfa463f0d300ee5211ca6c2ca8e9b594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the reset source flag.  <a href="#gabfa463f0d300ee5211ca6c2ca8e9b594">More...</a><br/></td></tr>
<tr class="separator:gabfa463f0d300ee5211ca6c2ca8e9b594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1004bd2fc25bb45013fe363359d05f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga6c1004bd2fc25bb45013fe363359d05f">SysCtlResetFlagClear</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:ga6c1004bd2fc25bb45013fe363359d05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the reset source flag.  <a href="#ga6c1004bd2fc25bb45013fe363359d05f">More...</a><br/></td></tr>
<tr class="separator:ga6c1004bd2fc25bb45013fe363359d05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd042b9df3b233d82ba6e1c92042804"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga8bd042b9df3b233d82ba6e1c92042804">SysCtlPeripheralClockSourceSet</a> (unsigned long ulPeri, unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga8bd042b9df3b233d82ba6e1c92042804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Peripheral Clock.  <a href="#ga8bd042b9df3b233d82ba6e1c92042804">More...</a><br/></td></tr>
<tr class="separator:ga8bd042b9df3b233d82ba6e1c92042804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad617e44d42c15e52c6d5bda6fe37a20c"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gad617e44d42c15e52c6d5bda6fe37a20c">SysCtlPeripheralClockGet</a> (unsigned long ulPeri)</td></tr>
<tr class="memdesc:gad617e44d42c15e52c6d5bda6fe37a20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral Clock.  <a href="#gad617e44d42c15e52c6d5bda6fe37a20c">More...</a><br/></td></tr>
<tr class="separator:gad617e44d42c15e52c6d5bda6fe37a20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d110072f28bc077c022ae393026e198"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9d110072f28bc077c022ae393026e198">SysCtlPeripheralReset</a> (unsigned long ulPeripheral)</td></tr>
<tr class="memdesc:ga9d110072f28bc077c022ae393026e198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset MCU Periperal.  <a href="#ga9d110072f28bc077c022ae393026e198">More...</a><br/></td></tr>
<tr class="separator:ga9d110072f28bc077c022ae393026e198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe04fe3c0a202f2b2c12945523a8003b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabe04fe3c0a202f2b2c12945523a8003b">SysCtlPeripheralEnable</a> (unsigned long ulPeripheral)</td></tr>
<tr class="memdesc:gabe04fe3c0a202f2b2c12945523a8003b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCU Periperal.  <a href="#gabe04fe3c0a202f2b2c12945523a8003b">More...</a><br/></td></tr>
<tr class="separator:gabe04fe3c0a202f2b2c12945523a8003b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6ae288a5a775030ec42032f98b5ac1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga2c6ae288a5a775030ec42032f98b5ac1">SysCtlPeripheralDisable</a> (unsigned long ulPeripheral)</td></tr>
<tr class="memdesc:ga2c6ae288a5a775030ec42032f98b5ac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCU Periperal.  <a href="#ga2c6ae288a5a775030ec42032f98b5ac1">More...</a><br/></td></tr>
<tr class="separator:ga2c6ae288a5a775030ec42032f98b5ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd64f17ef7b589c51d72df5837f13eb"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7fd64f17ef7b589c51d72df5837f13eb">SysCtlClockGet</a> (void)</td></tr>
<tr class="memdesc:ga7fd64f17ef7b589c51d72df5837f13eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get System Clock frequency.  <a href="#ga7fd64f17ef7b589c51d72df5837f13eb">More...</a><br/></td></tr>
<tr class="separator:ga7fd64f17ef7b589c51d72df5837f13eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181579e61c1b8ccd32aa4812715f2a8d"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga181579e61c1b8ccd32aa4812715f2a8d">SysCtlHClockGet</a> (void)</td></tr>
<tr class="memdesc:ga181579e61c1b8ccd32aa4812715f2a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get AHB Clock frequency.  <a href="#ga181579e61c1b8ccd32aa4812715f2a8d">More...</a><br/></td></tr>
<tr class="separator:ga181579e61c1b8ccd32aa4812715f2a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3cf294e9b7950d233522beb50978a9"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9b3cf294e9b7950d233522beb50978a9">SysCtlPwrCfg</a> (unsigned long ulMode)</td></tr>
<tr class="memdesc:ga9b3cf294e9b7950d233522beb50978a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB1 Clock frequency.  <a href="#ga9b3cf294e9b7950d233522beb50978a9">More...</a><br/></td></tr>
<tr class="separator:ga9b3cf294e9b7950d233522beb50978a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86603d04a4a867ad0bc31d1421c5bc1e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga86603d04a4a867ad0bc31d1421c5bc1e">SysCtlBODCfg</a> (unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga86603d04a4a867ad0bc31d1421c5bc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Brown-out module.  <a href="#ga86603d04a4a867ad0bc31d1421c5bc1e">More...</a><br/></td></tr>
<tr class="separator:ga86603d04a4a867ad0bc31d1421c5bc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383d71641dbb3bdbcdd56720fc0812a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga383d71641dbb3bdbcdd56720fc0812a6">SysCtlPwrFlagCheck</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:ga383d71641dbb3bdbcdd56720fc0812a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check Power-Manager Status.  <a href="#ga383d71641dbb3bdbcdd56720fc0812a6">More...</a><br/></td></tr>
<tr class="separator:ga383d71641dbb3bdbcdd56720fc0812a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8afc13cb860461a6309dd3b50f144bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa8afc13cb860461a6309dd3b50f144bc">SysCtlPwrFlagClear</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:gaa8afc13cb860461a6309dd3b50f144bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Power-Manager status Flag.  <a href="#gaa8afc13cb860461a6309dd3b50f144bc">More...</a><br/></td></tr>
<tr class="separator:gaa8afc13cb860461a6309dd3b50f144bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b047ef0a9b2fdbb92e8667460fe1372"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga5b047ef0a9b2fdbb92e8667460fe1372">SysCtlMCOCfg</a> (unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga5b047ef0a9b2fdbb92e8667460fe1372"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure MCO function.  <a href="#ga5b047ef0a9b2fdbb92e8667460fe1372">More...</a><br/></td></tr>
<tr class="separator:ga5b047ef0a9b2fdbb92e8667460fe1372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f0e2b59e7f62a5e19df35fbc40c33c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gac2f0e2b59e7f62a5e19df35fbc40c33c">SysCtlMCOEnable</a> (void)</td></tr>
<tr class="memdesc:gac2f0e2b59e7f62a5e19df35fbc40c33c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCO Clock Output.  <a href="#gac2f0e2b59e7f62a5e19df35fbc40c33c">More...</a><br/></td></tr>
<tr class="separator:gac2f0e2b59e7f62a5e19df35fbc40c33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63c4cf2f03e4c8f2b2396717644b149"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa63c4cf2f03e4c8f2b2396717644b149">SysCtlMCODisable</a> (void)</td></tr>
<tr class="memdesc:gaa63c4cf2f03e4c8f2b2396717644b149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCO Clock Output.  <a href="#gaa63c4cf2f03e4c8f2b2396717644b149">More...</a><br/></td></tr>
<tr class="separator:gaa63c4cf2f03e4c8f2b2396717644b149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363f217452d9149bdd656680ae89fa0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga363f217452d9149bdd656680ae89fa0d">SysCtlMCOStatusGet</a> (void)</td></tr>
<tr class="memdesc:ga363f217452d9149bdd656680ae89fa0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCO Clock Output.  <a href="#ga363f217452d9149bdd656680ae89fa0d">More...</a><br/></td></tr>
<tr class="separator:ga363f217452d9149bdd656680ae89fa0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>LPC17xx SysCtl API Reference. </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga86603d04a4a867ad0bc31d1421c5bc1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlBODCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure Brown-out module. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is Brown-out Configure input parameter, this parameter is the logical OR of several different values:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga52dbba1de30536c900cd243d3013671b">BOD_REDUCE_PWR_EN</a> The Brown-Out Detect function remains active during Power-down and Deep Sleep modes.</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga6c7ada02db29800b5308bbcf38ec5ecf">BOD_REDUCE_PWR_DIS</a> The Brown-Out Detect circuitry will be turned off when chip Power-down mode or Deep Sleep mode is entered, resulting in a further reduction in power usage. However, the possibility of using Brown-Out Detect as a wake-up source from the reduced power mode will be lost.</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gad42c91ef4f1c1e6ea1f324eecbcca02e">BOD_GLOBAL_EN</a> The Brown-Out Detect circuitry is enabled.</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gabe21894f61f0380a7bef39ef0e449fc8">BOD_GLOBAL_DIS</a> The Brown-Out Detect circuitry is fully disabled at all times, and does not consume power.</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga83e6649444d12561644d240910b11ccd">BOD_RESET_EN</a> Enable Brown-out reset function.</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gae338847317b43c89b85175b2b5c6954b">BOD_RESET_DIS</a> Disable Brown-out reset function.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>When you call this function with one group parameter, e.g. SysCtlBODCfg(BOD_GLOBAL_EN | BOD_GLOBAL_DIS) it equals to SysCtlBODCfg(BOD_GLOBAL_DIS). </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01496">1496</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;{</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmp    = 0;</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( ulCfg &amp; (<a class="code" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga52dbba1de30536c900cd243d3013671b">BOD_REDUCE_PWR_EN</a>   | <a class="code" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga6c7ada02db29800b5308bbcf38ec5ecf">BOD_REDUCE_PWR_DIS</a> |</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;                       <a class="code" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gad42c91ef4f1c1e6ea1f324eecbcca02e">BOD_GLOBAL_EN</a>      | <a class="code" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gabe21894f61f0380a7bef39ef0e449fc8">BOD_GLOBAL_DIS</a>     |</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;                       <a class="code" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga83e6649444d12561644d240910b11ccd">BOD_RESET_EN</a>       | <a class="code" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gae338847317b43c89b85175b2b5c6954b">BOD_RESET_DIS</a>      ));</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>);</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    ulTmp    = ( ulCfg &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 31, 16) ) &gt;&gt; 16;</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    ulTmpReg &amp;= ~(ulTmp);</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    ulTmpReg |= ulCfg &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15, 0);</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>) = ulTmpReg;</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___brown_out___config_html_gabe21894f61f0380a7bef39ef0e449fc8"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gabe21894f61f0380a7bef39ef0e449fc8">BOD_GLOBAL_DIS</a></div><div class="ttdeci">#define BOD_GLOBAL_DIS</div><div class="ttdoc">Disable Global Brown-Out. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01586">xsysctl.h:1586</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___brown_out___config_html_gae338847317b43c89b85175b2b5c6954b"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gae338847317b43c89b85175b2b5c6954b">BOD_RESET_DIS</a></div><div class="ttdeci">#define BOD_RESET_DIS</div><div class="ttdoc">Enable Brown-Out Reset. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01592">xsysctl.h:1592</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gabb1322d5f790b9bea8376c697a5c9ef0"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a></div><div class="ttdeci">#define PCON</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00130">xhw_sysctl.h:130</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___brown_out___config_html_ga83e6649444d12561644d240910b11ccd"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga83e6649444d12561644d240910b11ccd">BOD_RESET_EN</a></div><div class="ttdeci">#define BOD_RESET_EN</div><div class="ttdoc">Enable Brown-Out Reset. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01589">xsysctl.h:1589</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga62ff42ae97c28224d46f9b4e04c50991"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a></div><div class="ttdeci">#define BIT_MASK(Type, Begin, End)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00312">xhw_types.h:312</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___brown_out___config_html_gad42c91ef4f1c1e6ea1f324eecbcca02e"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gad42c91ef4f1c1e6ea1f324eecbcca02e">BOD_GLOBAL_EN</a></div><div class="ttdeci">#define BOD_GLOBAL_EN</div><div class="ttdoc">Enable Global Brown-Out. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01583">xsysctl.h:1583</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___brown_out___config_html_ga52dbba1de30536c900cd243d3013671b"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga52dbba1de30536c900cd243d3013671b">BOD_REDUCE_PWR_EN</a></div><div class="ttdeci">#define BOD_REDUCE_PWR_EN</div><div class="ttdoc">Enable Brown-Out Reduced Power Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01577">xsysctl.h:1577</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___brown_out___config_html_ga6c7ada02db29800b5308bbcf38ec5ecf"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga6c7ada02db29800b5308bbcf38ec5ecf">BOD_REDUCE_PWR_DIS</a></div><div class="ttdeci">#define BOD_REDUCE_PWR_DIS</div><div class="ttdoc">Disable Brown-Out Reduced Power Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01580">xsysctl.h:1580</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga7fd64f17ef7b589c51d72df5837f13eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SysCtlClockGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get System Clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return the System clock frequency. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01262">1262</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;{</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="keywordflow">return</span> (g_ulSystemClk);</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga81b213f930110a6aad1126d0a485fdc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlClockSet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulSysClk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Provides a small delay. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ulCount</td><td>is the number of delay loop iterations to perform.</td></tr>
  </table>
  </dd>
</dl>
<p>This function provides a means of generating a constant length delay. It is written in assembly to keep the delay consistent across tool chains, avoiding the need to tune the delay based on the tool chain in use.</p>
<p>The loop takes 3 cycles/loop.</p>
<dl class="section return"><dt>Returns</dt><dd>None. Configure the system clock of the device.</dd></dl>
<p>This function configures the clock of the device. The input crystal frequency, oscillator to be used, use of the PLL, and the system clock divider are all configured with this function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulSysClk</td><td>is the target system clock frequency. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulConfig</td><td>is the required configuration of the device clock.</td></tr>
  </table>
  </dd>
</dl>
<p>The <em>ulConfig</em> parameter is the logical OR of several different values, many of which are grouped into sets where only one can be chosen.</p>
<p>The external crystal frequency is chosen with one of the following values:</p>
<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gababb14a3e266e3d5b8547a9fefdcc50e">SYSCTL_XTAL_1_MHZ</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gafdcfa16d16a2230015041f263fb57546">SYSCTL_XTAL_2_MHZ</a></li>
<li>...</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5501f4215784f12aba6502ec5787ca53">SYSCTL_XTAL_25_MHZ</a></li>
</ul>
<p>The oscillator source is chosen with one of the following values:</p>
<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga8c78f8e9ba8e9829e93824ec5dc90cc9">SYSCTL_OSC_MAIN</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaaac267b7fe1a5a16f3e23845ed004634">SYSCTL_OSC_INT</a></li>
</ul>
<p>The internal and main oscillators and PLL are disabled with the</p>
<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga2314c738025eb4269259ba25295dd1e1">SYSCTL_INT_OSC_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gac6a1aba3fe0842f02ff27a4e93cfde4f">SYSCTL_MAIN_OSC_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gafd27e473cfb6fa444873164ba559d2cf">SYSCTL_PLL_PWRDN</a></li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The external oscillator must be enabled in order to use an external clock source. Note that attempts to disable the oscillator used to clock the device will be prevented by the hardware. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00289">289</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;{</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;      <span class="comment">// Temporary register</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulRes    = 0;      <span class="comment">// Store Result value</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulM      = 0;      <span class="comment">// PLL Multiplier</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulN      = 0;      <span class="comment">// PLL Divider</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulDiv    = 0;      <span class="comment">// System clock divider</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulFin    = 0;      <span class="comment">// Input Clock frequency</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">/************** Check input parameters valid ********************/</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// ulSysClk clock range: 0 --&gt; 12MHz</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulSysClk &gt; 0) &amp;&amp; (ulSysClk &lt;= <a class="code" href="group___l_p_c17xx___sys_ctl___clock___config.html#gabf4f86183eea6d463609d1be12a4832c">SYSTEM_CLOCK_MAX</a>) );</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="comment">// Check ulConfig valid</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulConfig &amp; ~<a class="code" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 0)) == 0);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">/************** Configure Flash Accelerator  ********************/</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// use 6 CPU clocks.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// This &quot;safe&quot; setting will work under any conditions</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga04124548670aa00dd6c9ba87e267330f">FLASHCFG</a>);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    ulTmpReg &amp;= ~<a class="code" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga28a43adf6fd0ed803ac36867cd692832">FLASHCFG_FLASHTIM_M</a>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    ulTmpReg |=  <a class="code" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga7b9f3ded735b4b7186305771905cf18b">FLASHCFG_FLASHTIM_ANY</a>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga04124548670aa00dd6c9ba87e267330f">FLASHCFG</a>) = ulTmpReg;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">/************** Configure Main Oscillator    ********************/</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="comment">// Need Enable Main Oscillator ?</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span>(ulConfig &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga8c78f8e9ba8e9829e93824ec5dc90cc9">SYSCTL_OSC_MAIN</a>)              <span class="comment">// Enable Main Osc</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    {</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="comment">// Get Input Frequency (unit: Hz)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        ulTmpReg = (ulConfig &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa25606e75502604523a7ca883c6e2bd9">SYSCTL_XTAL_nMHZ_MASK</a>) * 1000000;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <span class="comment">// Configure Main Osc Frequency Range</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="keywordflow">if</span>(ulTmpReg &gt; 20000000)</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        {</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>);</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            <span class="keywordflow">if</span>((ulTmpReg &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga394e3277170f41fc246321261ea6b2bc">SCS_OSCRS</a>) == 0)    <span class="comment">// Wrong Range: 1 --&gt; 20 MHz</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            {</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                <span class="keywordflow">if</span>(ulTmpReg &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga845a07c2d51c7aed52d53d46a4c2236d">SCS_OSCEN</a>)       <span class="comment">// Main Osc Have Been enabled</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                {</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                    <span class="comment">//Disable Main Osc then Configure Osc Range</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                    ulTmpReg &amp;= ~SCS_OSCEN;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>) = ulTmpReg;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                    <span class="comment">// Waiting for Main Osc Disabled</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                    <span class="keywordflow">do</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                    {</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>);</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                        ulTmpReg &amp;= <a class="code" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga845a07c2d51c7aed52d53d46a4c2236d">SCS_OSCEN</a>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                    }<span class="keywordflow">while</span>(ulTmpReg != 0);</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                    <span class="comment">// Configure Osc Range</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>);</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                    ulTmpReg |= <a class="code" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga394e3277170f41fc246321261ea6b2bc">SCS_OSCRS</a>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>) = ulTmpReg;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                }</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            }</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        }</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>);</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="keywordflow">if</span>((ulTmpReg &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga1c40418c308d5cf5ca1f8ae47a9ec795">SCS_OSCSTAT</a>) != <a class="code" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga2a56bd35eebe8e963dcd1bde16f4caf7">SCS_OSCSTAT_RDY</a>)</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        {</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            <span class="comment">// Enable Main Osc</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            ulTmpReg |= <a class="code" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga845a07c2d51c7aed52d53d46a4c2236d">SCS_OSCEN</a>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>) = ulTmpReg;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            <span class="comment">// Waitting for Main Osc stable.</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;            <span class="keywordflow">do</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;            {</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>);</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                ulTmpReg &amp;= <a class="code" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga1c40418c308d5cf5ca1f8ae47a9ec795">SCS_OSCSTAT</a>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;            }<span class="keywordflow">while</span>(ulTmpReg != <a class="code" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga2a56bd35eebe8e963dcd1bde16f4caf7">SCS_OSCSTAT_RDY</a>);</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        }</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <span class="comment">//Select Main Osc as PLL Input</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga18eab6dd489f80a89116833d4414dc48">CLKSRCSEL</a>);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        ulTmpReg &amp;= ~<a class="code" href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#ga35bd679c7832854e687e098039334a89">CLKSRCSEL_CLKSRC_M</a>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        ulTmpReg |= <a class="code" href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#ga599d8f563c3da58779c712af34b9c8cb">CLKSRCSEL_CLKSRC_OSC</a>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga18eab6dd489f80a89116833d4414dc48">CLKSRCSEL</a>) = ulTmpReg;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <span class="comment">// Get Input Frequency (unit: Hz)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        ulFin = (ulConfig &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa25606e75502604523a7ca883c6e2bd9">SYSCTL_XTAL_nMHZ_MASK</a>) * 1000000;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    }</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="comment">/************** Configure Internal oscillator ********************/</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="comment">// For LPC 17xx serial MCU, Internal RC is always enable.</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="comment">// so, you need not deal with those parameters</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="comment">// 1) SYSCTL_OSC_INT</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="comment">// 2) SYSCTL_INT_OSC_DIS</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">if</span>(ulConfig &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaaac267b7fe1a5a16f3e23845ed004634">SYSCTL_OSC_INT</a>)             <span class="comment">// Enable Internal Osc</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    {</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <span class="comment">//Need not Enable Internal RC</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="comment">//Select Internal RC as PLL Input</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga18eab6dd489f80a89116833d4414dc48">CLKSRCSEL</a>);</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        ulTmpReg &amp;= ~<a class="code" href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#ga35bd679c7832854e687e098039334a89">CLKSRCSEL_CLKSRC_M</a>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        ulTmpReg |= <a class="code" href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#gafab0085ea3f1b77fea725f56b14d189e">CLKSRCSEL_CLKSRC_IRC</a>;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga18eab6dd489f80a89116833d4414dc48">CLKSRCSEL</a>) = ulTmpReg;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <span class="comment">// Get Input Frequency (unit: Hz)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="comment">// For IRC, there is 4MHz</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        ulFin = 4 * 1000000;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    }</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="comment">// if(ulConfig &amp; SYSCTL_INT_OSC_DIS)        // Disable Internal Osc</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="comment">// {</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">//     //Do Nothing Here.</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="comment">// }</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">/************** Configure PLL                 ********************/</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// Need to Turn off PLL ?</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="comment">// if(ulConfig &amp; SYSCTL_PLL_PWRDN)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="comment">// {</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">//     //Do Nothing Here</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="comment">// }</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    ulRes = PLLMNCal(ulFin, ulSysClk, &amp;ulM, &amp;ulN, &amp;ulDiv);</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordflow">if</span>(!ulRes)                                  <span class="comment">// Configure Failure</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    {</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <span class="keywordflow">while</span>(1);</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    }</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="comment">// Check PLL Enable/Connect Status</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="comment">// if Enable and Connect, then disconnect it.</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// At last, Reconfigure PLL and connect to system clock.</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="comment">// PLL Connected ?</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a>);</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">if</span>(ulTmpReg &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga2f5067927f1945e07e3b746f201d61a0">PLL0STAT_PLLC_STAT</a>)           <span class="comment">// Connected to System Clock</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    {</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        <span class="comment">// Disconnect PLL</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>);</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        ulTmpReg &amp;= ~<a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga65c86cb77ca18ad5b0c4010f062710b5">PLL0CON_PLLC</a>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>) = ulTmpReg;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        <span class="comment">// Write key to PLL Feed register</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0xAA;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0x55;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        <span class="comment">// waiting for disconnect</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        <span class="keywordflow">do</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        {</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;            ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a>);</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;            ulTmpReg &amp;= <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga2f5067927f1945e07e3b746f201d61a0">PLL0STAT_PLLC_STAT</a>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        }<span class="keywordflow">while</span>(ulTmpReg);</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    }</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">// PLL Enable ?</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a>);</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">if</span>(ulTmpReg &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga88bc4106c09c6241a1507dc9d18dd0d5">PLL0STAT_PLLE_STAT</a>) <span class="comment">// PLL Have Been Enabled, we need to Disable it.</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    {</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        <span class="comment">// Disable PLL</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>);</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        ulTmpReg &amp;= ~<a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga3c8b830c6e053df620212ce7cf0ebc4d">PLL0CON_PLLE</a>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>) = ulTmpReg;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        <span class="comment">// Write key to PLL Feed register</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0xAA;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0x55;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        <span class="comment">// Waitting for Disable</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <span class="keywordflow">do</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        {</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;            ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a>);</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;            ulTmpReg &amp;= <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga88bc4106c09c6241a1507dc9d18dd0d5">PLL0STAT_PLLE_STAT</a>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        }<span class="keywordflow">while</span>(ulTmpReg);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    }</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaee8a2a7239bf63337907dc502353af1e">CCLKCFG</a>) = (ulDiv - 1);</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a>) = (<span class="keywordtype">unsigned</span> long)0x00;           <span class="comment">// APB clock is equal to AHB/4</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">PCLKSEL1</a>) = (<span class="keywordtype">unsigned</span> long)0x00;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="comment">// Updata private clock data.</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    g_ulSystemClk = ulSysClk;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    g_ulAHBClk    = ulSysClk;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="comment">//g_ulAPB1Clk   = ulSysClk/4;</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="comment">//g_ulAPB2Clk   = g_ulAPB1Clk;</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="comment">// Configure PLL Multiplier/Divider</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    ulM -= 1;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    ulN -= 1;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    ulTmpReg = (ulN &lt;&lt; <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#ga49fe5177106e39470add20b6e78ac62a">PLL0CFG_PSEL_S</a>) | ulM;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga47d412b520702ab516ad82820d43d6ec">PLL0CFG</a>) = ulTmpReg;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">// Write key to PLL Feed register</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0xAA;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0x55;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">//ReEnable PLL and Wait Locked</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>);</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    ulTmpReg |= <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga3c8b830c6e053df620212ce7cf0ebc4d">PLL0CON_PLLE</a>;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>) = ulTmpReg;</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">// Write key to PLL Feed register</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0xAA;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0x55;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="comment">// Waitting for Enable</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">do</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    {</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a>);</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        ulTmpReg &amp;= <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga88bc4106c09c6241a1507dc9d18dd0d5">PLL0STAT_PLLE_STAT</a>;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    }<span class="keywordflow">while</span>(ulTmpReg == 0);</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="comment">// Waitting for Locked</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">do</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    {</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a>);</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        ulTmpReg &amp;= <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga5b7aadcde91fdf0b2021ca50bd3e6e8a">PLL0STAT_PLOCK</a>;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    }<span class="keywordflow">while</span>(ulTmpReg == 0);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="comment">// Connect It</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    ulTmpReg |= <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga65c86cb77ca18ad5b0c4010f062710b5">PLL0CON_PLLC</a>;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>) = ulTmpReg;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="comment">// Write key to PLL Feed register</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0xAA;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>) = (<span class="keywordtype">unsigned</span> long)0x55;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="comment">// Waitting for Enable</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">do</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    {</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a>);</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        ulTmpReg &amp;= <a class="code" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga2f5067927f1945e07e3b746f201d61a0">PLL0STAT_PLLC_STAT</a>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }<span class="keywordflow">while</span>(ulTmpReg == 0);</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___clock___config_html_gaaac267b7fe1a5a16f3e23845ed004634"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___clock___config.html#gaaac267b7fe1a5a16f3e23845ed004634">SYSCTL_OSC_INT</a></div><div class="ttdeci">#define SYSCTL_OSC_INT</div><div class="ttdoc">Use Internal Oscillator as input clock source. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01184">xsysctl.h:1184</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___clock___config_html_ga8c78f8e9ba8e9829e93824ec5dc90cc9"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga8c78f8e9ba8e9829e93824ec5dc90cc9">SYSCTL_OSC_MAIN</a></div><div class="ttdeci">#define SYSCTL_OSC_MAIN</div><div class="ttdoc">Use Main Oscillator as input clock source. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01181">xsysctl.h:1181</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga4483dee1e91228aa42e5c792d1dd719a"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a></div><div class="ttdeci">#define PLL0STAT</div><div class="ttdoc">PLL0 Status. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00112">xhw_sysctl.h:112</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___clock___config_html_gaa25606e75502604523a7ca883c6e2bd9"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa25606e75502604523a7ca883c6e2bd9">SYSCTL_XTAL_nMHZ_MASK</a></div><div class="ttdeci">#define SYSCTL_XTAL_nMHZ_MASK</div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01100">xsysctl.h:1100</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l_html_ga599d8f563c3da58779c712af34b9c8cb"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#ga599d8f563c3da58779c712af34b9c8cb">CLKSRCSEL_CLKSRC_OSC</a></div><div class="ttdeci">#define CLKSRCSEL_CLKSRC_OSC</div><div class="ttdoc">Select main oscillator as the PLL0 clock source. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00680">xhw_sysctl.h:680</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga57d06a9e6a8f5abc296f987d4552894c"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a></div><div class="ttdeci">#define SCS</div><div class="ttdoc">System Control and Status. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00182">xhw_sysctl.h:182</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___clock___config_html_gabf4f86183eea6d463609d1be12a4832c"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___clock___config.html#gabf4f86183eea6d463609d1be12a4832c">SYSTEM_CLOCK_MAX</a></div><div class="ttdeci">#define SYSTEM_CLOCK_MAX</div><div class="ttdoc">Device Maximum Clock Speed,120Mhz for LPC1759/LPC1759, 100MHz for others Device. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01178">xsysctl.h:1178</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n_html_ga65c86cb77ca18ad5b0c4010f062710b5"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga65c86cb77ca18ad5b0c4010f062710b5">PLL0CON_PLLC</a></div><div class="ttdeci">#define PLL0CON_PLLC</div><div class="ttdoc">PLL0 Connect. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00272">xhw_sysctl.h:272</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___s_c_s_html_ga394e3277170f41fc246321261ea6b2bc"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga394e3277170f41fc246321261ea6b2bc">SCS_OSCRS</a></div><div class="ttdeci">#define SCS_OSCRS</div><div class="ttdoc">Main oscillator range select. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00929">xhw_sysctl.h:929</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga49def446e302ba44f9fa2af86e7e00f5"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a></div><div class="ttdeci">#define PCLKSEL0</div><div class="ttdoc">Peripheral Clock Selection 0. For LPC 17_nx (n = 5/6/7/8) </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00188">xhw_sysctl.h:188</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga47d412b520702ab516ad82820d43d6ec"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga47d412b520702ab516ad82820d43d6ec">PLL0CFG</a></div><div class="ttdeci">#define PLL0CFG</div><div class="ttdoc">PLL0 Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00109">xhw_sysctl.h:109</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l_html_ga35bd679c7832854e687e098039334a89"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#ga35bd679c7832854e687e098039334a89">CLKSRCSEL_CLKSRC_M</a></div><div class="ttdeci">#define CLKSRCSEL_CLKSRC_M</div><div class="ttdoc">Select the clock source for sysclk and PLL0. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00674">xhw_sysctl.h:674</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga62ff42ae97c28224d46f9b4e04c50991"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a></div><div class="ttdeci">#define BIT_MASK(Type, Begin, End)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00312">xhw_types.h:312</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___s_c_s_html_ga845a07c2d51c7aed52d53d46a4c2236d"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga845a07c2d51c7aed52d53d46a4c2236d">SCS_OSCEN</a></div><div class="ttdeci">#define SCS_OSCEN</div><div class="ttdoc">Main oscillator enable. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00932">xhw_sysctl.h:932</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t_html_ga5b7aadcde91fdf0b2021ca50bd3e6e8a"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga5b7aadcde91fdf0b2021ca50bd3e6e8a">PLL0STAT_PLOCK</a></div><div class="ttdeci">#define PLL0STAT_PLOCK</div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00358">xhw_sysctl.h:358</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t_html_ga2f5067927f1945e07e3b746f201d61a0"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga2f5067927f1945e07e3b746f201d61a0">PLL0STAT_PLLC_STAT</a></div><div class="ttdeci">#define PLL0STAT_PLLC_STAT</div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00357">xhw_sysctl.h:357</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___s_c_s_html_ga2a56bd35eebe8e963dcd1bde16f4caf7"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga2a56bd35eebe8e963dcd1bde16f4caf7">SCS_OSCSTAT_RDY</a></div><div class="ttdeci">#define SCS_OSCSTAT_RDY</div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00936">xhw_sysctl.h:936</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga04124548670aa00dd6c9ba87e267330f"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga04124548670aa00dd6c9ba87e267330f">FLASHCFG</a></div><div class="ttdeci">#define FLASHCFG</div><div class="ttdoc">Flash Accelerator Configuration Register Controls flash access timing. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00103">xhw_sysctl.h:103</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g_html_ga49fe5177106e39470add20b6e78ac62a"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#ga49fe5177106e39470add20b6e78ac62a">PLL0CFG_PSEL_S</a></div><div class="ttdeci">#define PLL0CFG_PSEL_S</div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00315">xhw_sysctl.h:315</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gae99d1dda9b3051054ac019a697495268"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">PCLKSEL1</a></div><div class="ttdeci">#define PCLKSEL1</div><div class="ttdoc">Peripheral Clock Selection 1. For LPC 17_5x_6x. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00191">xhw_sysctl.h:191</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t_html_ga88bc4106c09c6241a1507dc9d18dd0d5"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga88bc4106c09c6241a1507dc9d18dd0d5">PLL0STAT_PLLE_STAT</a></div><div class="ttdeci">#define PLL0STAT_PLLE_STAT</div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00356">xhw_sysctl.h:356</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l_html_gafab0085ea3f1b77fea725f56b14d189e"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#gafab0085ea3f1b77fea725f56b14d189e">CLKSRCSEL_CLKSRC_IRC</a></div><div class="ttdeci">#define CLKSRCSEL_CLKSRC_IRC</div><div class="ttdoc">Select Internal RC oscillator as the PLL0 clock source. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00677">xhw_sysctl.h:677</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gaee8a2a7239bf63337907dc502353af1e"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaee8a2a7239bf63337907dc502353af1e">CCLKCFG</a></div><div class="ttdeci">#define CCLKCFG</div><div class="ttdoc">CPU Clock Selection. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00139">xhw_sysctl.h:139</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g_html_ga7b9f3ded735b4b7186305771905cf18b"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga7b9f3ded735b4b7186305771905cf18b">FLASHCFG_FLASHTIM_ANY</a></div><div class="ttdeci">#define FLASHCFG_FLASHTIM_ANY</div><div class="ttdoc">Flash accesses use 6 CPU clock. Safe setting for any allowed conditions. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00252">xhw_sysctl.h:252</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___s_c_s_html_ga1c40418c308d5cf5ca1f8ae47a9ec795"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga1c40418c308d5cf5ca1f8ae47a9ec795">SCS_OSCSTAT</a></div><div class="ttdeci">#define SCS_OSCSTAT</div><div class="ttdoc">Main oscillator status. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00935">xhw_sysctl.h:935</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gaf85380973b4893079c1e9cb005dec2ca"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a></div><div class="ttdeci">#define PLL0FEED</div><div class="ttdoc">PLL0 Feed. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00115">xhw_sysctl.h:115</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga1eb7274e66236ffb2b516e3849c1d968"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a></div><div class="ttdeci">#define PLL0CON</div><div class="ttdoc">PLL0 Control. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00106">xhw_sysctl.h:106</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n_html_ga3c8b830c6e053df620212ce7cf0ebc4d"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga3c8b830c6e053df620212ce7cf0ebc4d">PLL0CON_PLLE</a></div><div class="ttdeci">#define PLL0CON_PLLE</div><div class="ttdoc">PLL0 Enable. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00269">xhw_sysctl.h:269</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g_html_ga28a43adf6fd0ed803ac36867cd692832"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga28a43adf6fd0ed803ac36867cd692832">FLASHCFG_FLASHTIM_M</a></div><div class="ttdeci">#define FLASHCFG_FLASHTIM_M</div><div class="ttdoc">Flash access time MASK. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00240">xhw_sysctl.h:240</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga18eab6dd489f80a89116833d4414dc48"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga18eab6dd489f80a89116833d4414dc48">CLKSRCSEL</a></div><div class="ttdeci">#define CLKSRCSEL</div><div class="ttdoc">Clock Source Select Register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00157">xhw_sysctl.h:157</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga87bc1f4fe7be0b76834c4a0fc573845f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlDelay </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCount</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa1be94185518e2952fa295e974b01c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlExtIntCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure External interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPin</td><td>is the MCU External interrupt channel, this value can be logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gadf5dd6733f063b4848755903a3c27ab7">EXT_INT_0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga40d118393b4ac5bd6b6cc46f7d23b842">EXT_INT_1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga67149b8c11c3617324b8b17780811ed0">EXT_INT_2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga413f061bb3a95bd72f77972b1d31c03c">EXT_INT_3</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is used to configure Interrupt Type, this value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga724e093a20617020b06bc4246d67065b">EXT_INT_LV_H</a> High Level</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga48c28ec149e2a3bd47dc878fab5bf2c8">EXT_INT_LV_L</a> Low Level</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga2d52113d6991fe7f7d6729dad7baa5ff">EXT_INT_EG_R</a> Rising Edge</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gad8e1ef04a5d9432fe64edc6a3393bf64">EXT_INT_EG_F</a> Falling Edge</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00544">544</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;{</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i         = 0;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg1 = 0;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg2 = 0;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="comment">// Check input parameters</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulPin &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga047de2189a87e8b6dc99193185490c2c">EXT_INT_MASK</a>) != 0 );</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulCfg &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga047de2189a87e8b6dc99193185490c2c">EXT_INT_MASK</a>) != 0 );</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    ulTmpReg1 = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga6b7d1399a94b686e878b95b16b46ff4a">EXTMODE</a>);              <span class="comment">// External Interrupt Mode register</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    ulTmpReg2 = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gac9d407f43c17d5499f0d9ccd9acbf256">EXTPOLAR</a>);             <span class="comment">// External Interrupt Polar register</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">for</span>(i = 0; i &lt; 4; i++)</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    {</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <span class="keywordflow">if</span>(ulPin &amp; (0x01 &lt;&lt; i))</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        {</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;            <span class="keywordflow">switch</span>(ulCfg)</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;            {</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga724e093a20617020b06bc4246d67065b">EXT_INT_LV_H</a>:            <span class="comment">// High Level Triggle</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                    {</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                        ulTmpReg1 &amp;= ~(0x01 &lt;&lt; i);</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                        ulTmpReg2 |=  (0x01 &lt;&lt; i);</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                    }</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga48c28ec149e2a3bd47dc878fab5bf2c8">EXT_INT_LV_L</a>:           <span class="comment">// Low Level Triggle</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                    {</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                        ulTmpReg1 &amp;= ~(0x01 &lt;&lt; i);</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                        ulTmpReg2 &amp;= ~(0x01 &lt;&lt; i);</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                    }</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga2d52113d6991fe7f7d6729dad7baa5ff">EXT_INT_EG_R</a>:           <span class="comment">// Rising Triggle</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                    {</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                        ulTmpReg1 |=  (0x01 &lt;&lt; i);</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                        ulTmpReg2 |=  (0x01 &lt;&lt; i);</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                    }</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gad8e1ef04a5d9432fe64edc6a3393bf64">EXT_INT_EG_F</a>:           <span class="comment">// Falling Triggle</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                    {</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                        ulTmpReg1 |=  (0x01 &lt;&lt; i);</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                        ulTmpReg2 &amp;= ~(0x01 &lt;&lt; i);</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                    }</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;            }</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        }</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    }</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="comment">// Write back to mode/polar register</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga6b7d1399a94b686e878b95b16b46ff4a">EXTMODE</a>)  = ulTmpReg1;             <span class="comment">// Mode register</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gac9d407f43c17d5499f0d9ccd9acbf256">EXTPOLAR</a>) = ulTmpReg2;             <span class="comment">// Polar register</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___ext_int___config_html_ga48c28ec149e2a3bd47dc878fab5bf2c8"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga48c28ec149e2a3bd47dc878fab5bf2c8">EXT_INT_LV_L</a></div><div class="ttdeci">#define EXT_INT_LV_L</div><div class="ttdoc">External Interrupt type: Low level trigger. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01237">xsysctl.h:1237</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___ext_int___config_html_gad8e1ef04a5d9432fe64edc6a3393bf64"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gad8e1ef04a5d9432fe64edc6a3393bf64">EXT_INT_EG_F</a></div><div class="ttdeci">#define EXT_INT_EG_F</div><div class="ttdoc">External Interrupt type: Falling edge trigger. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01243">xsysctl.h:1243</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gac9d407f43c17d5499f0d9ccd9acbf256"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gac9d407f43c17d5499f0d9ccd9acbf256">EXTPOLAR</a></div><div class="ttdeci">#define EXTPOLAR</div><div class="ttdoc">External Interrupt Polarity Register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00173">xhw_sysctl.h:173</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___ext_int___config_html_ga2d52113d6991fe7f7d6729dad7baa5ff"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga2d52113d6991fe7f7d6729dad7baa5ff">EXT_INT_EG_R</a></div><div class="ttdeci">#define EXT_INT_EG_R</div><div class="ttdoc">External Interrupt type: Rising edge trigger. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01240">xsysctl.h:1240</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga6b7d1399a94b686e878b95b16b46ff4a"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga6b7d1399a94b686e878b95b16b46ff4a">EXTMODE</a></div><div class="ttdeci">#define EXTMODE</div><div class="ttdoc">External Interrupt Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00170">xhw_sysctl.h:170</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___ext_int___config_html_ga724e093a20617020b06bc4246d67065b"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga724e093a20617020b06bc4246d67065b">EXT_INT_LV_H</a></div><div class="ttdeci">#define EXT_INT_LV_H</div><div class="ttdoc">External Interrupt type: High level trigger. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01234">xsysctl.h:1234</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___ext_int___config_html_ga047de2189a87e8b6dc99193185490c2c"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga047de2189a87e8b6dc99193185490c2c">EXT_INT_MASK</a></div><div class="ttdeci">#define EXT_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01231">xsysctl.h:1231</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga9912e40aa04b0aee6862f1d341f17478"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> SysCtlExtIntFlagCheck </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the External Interrupt source flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlag</td><td>is the External Interrupt Channel, This parameter can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gadf5dd6733f063b4848755903a3c27ab7">EXT_INT_0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga40d118393b4ac5bd6b6cc46f7d23b842">EXT_INT_1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga67149b8c11c3617324b8b17780811ed0">EXT_INT_2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga413f061bb3a95bd72f77972b1d31c03c">EXT_INT_3</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of the External Int flag.<ul>
<li>xtrue The Checked Flag has been set.</li>
<li>xfalse The Checked Flag has not been set.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>User can use <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaf96049135a1b7fdefb8ea2e6dfa844ab">SysCtlExtIntFlagGet</a> or <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9912e40aa04b0aee6862f1d341f17478">SysCtlExtIntFlagCheck</a> to check MCU External Int source. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00638">638</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;{</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulFlag &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga047de2189a87e8b6dc99193185490c2c">EXT_INT_MASK</a>) != 0 );</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a>);</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">if</span>(ulTmpReg &amp; ulFlag)</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    {</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    }</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    {</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    }</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga8cc44522d2f5b706b3af5b839c0ba3ff"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a></div><div class="ttdeci">#define EXTINT</div><div class="ttdoc">External Interrupt Flag Register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00167">xhw_sysctl.h:167</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___ext_int___config_html_ga047de2189a87e8b6dc99193185490c2c"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga047de2189a87e8b6dc99193185490c2c">EXT_INT_MASK</a></div><div class="ttdeci">#define EXT_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01231">xsysctl.h:1231</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8a987345cc532507833eefd915cb6d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlExtIntFlagClear </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the External Interrupt source flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlag</td><td>is the External Interrupt Channel, This parameter can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gadf5dd6733f063b4848755903a3c27ab7">EXT_INT_0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga40d118393b4ac5bd6b6cc46f7d23b842">EXT_INT_1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga67149b8c11c3617324b8b17780811ed0">EXT_INT_2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga413f061bb3a95bd72f77972b1d31c03c">EXT_INT_3</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of the External Int flag.<ul>
<li>xtrue The Checked Flag has been set.</li>
<li>xfalse The Checked Flag has not been set.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>User can use <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaf96049135a1b7fdefb8ea2e6dfa844ab">SysCtlExtIntFlagGet</a> or <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9912e40aa04b0aee6862f1d341f17478">SysCtlExtIntFlagCheck</a> to check MCU External Int source. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00675">675</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;{</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulFlag &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga047de2189a87e8b6dc99193185490c2c">EXT_INT_MASK</a>) != 0 );</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a>) |= ulFlag;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga8cc44522d2f5b706b3af5b839c0ba3ff"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a></div><div class="ttdeci">#define EXTINT</div><div class="ttdoc">External Interrupt Flag Register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00167">xhw_sysctl.h:167</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___ext_int___config_html_ga047de2189a87e8b6dc99193185490c2c"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga047de2189a87e8b6dc99193185490c2c">EXT_INT_MASK</a></div><div class="ttdeci">#define EXT_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01231">xsysctl.h:1231</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaf96049135a1b7fdefb8ea2e6dfa844ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SysCtlExtIntFlagGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the External Interrupt source flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The External Interrupt flag, this value is logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gadf5dd6733f063b4848755903a3c27ab7">EXT_INT_0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga40d118393b4ac5bd6b6cc46f7d23b842">EXT_INT_1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga67149b8c11c3617324b8b17780811ed0">EXT_INT_2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga413f061bb3a95bd72f77972b1d31c03c">EXT_INT_3</a></li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>User can use <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaf96049135a1b7fdefb8ea2e6dfa844ab">SysCtlExtIntFlagGet</a> or <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9912e40aa04b0aee6862f1d341f17478">SysCtlExtIntFlagCheck</a> to check MCU External Int source. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00614">614</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;{</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a>);</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga8cc44522d2f5b706b3af5b839c0ba3ff"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a></div><div class="ttdeci">#define EXTINT</div><div class="ttdoc">External Interrupt Flag Register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00167">xhw_sysctl.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga181579e61c1b8ccd32aa4812715f2a8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SysCtlHClockGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get AHB Clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return the AHB clock frequency. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01277">1277</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;{</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="keywordflow">return</span> (g_ulAHBClk);</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga5b047ef0a9b2fdbb92e8667460fe1372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlMCOCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure MCO function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>can be used to configure MCO Clock source and Clock divider. The value can be divided into two groups:<ol type="1">
<li>Clock Source Select This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga444c91d2ab117e4e2a66b25ac0de6377">MCO_CLKSRC_CPU</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga71b152a1116f23b3c20d8a7c909bd77c">MCO_CLKSRC_MAIN_OSC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga81777f52e60d097f45dbec04d7ade429">MCO_CLKSRC_IRC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga1d522054fd64b6155310b6dfc2f3b5b8">MCO_CLKSRC_USB</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gaede5c04c99a887b8aceb3db7e5178082">MCO_CLKSRC_RTC</a></li>
</ul>
</li>
<li>Clock Source Divider This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga439f0ebd1878c677eb222b1f42d633cc">MCO_CLKDIV_1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga80bbe245b530601585cc08117616571b">MCO_CLKDIV_2</a> ...</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga53359a6eea709291cfe8f47ba21747cc">MCO_CLKDIV_16</a></li>
</ul>
</li>
</ol>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga444c91d2ab117e4e2a66b25ac0de6377">MCO_CLKSRC_CPU</a> and <a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga439f0ebd1878c677eb222b1f42d633cc">MCO_CLKDIV_1</a> is default parameter. That's to say, when you call this function with only one parameter, then default parameter is used as another input parameter.</dd></dl>
<p>e.g. 1 SysCtlMCOCfg(MCO_CLKSRC_IRC) is equal to SysCtlMCOCfg(MCO_CLKSRC_IRC, MCO_CLKDIV_1)</p>
<p>e.g. 2 SysCtlMCOCfg(MCO_CLKDIV_4) is equal to SysCtlMCOCfg(MCO_CLKSRC_CPU, MCO_CLKDIV_4) </p>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01582">1582</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;{</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    <span class="comment">// Check input parameter</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulCfg &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 31, 8)) == 0);</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a>) = ulCfg;</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gacaed43cb267deb1b24f6aa91ad537a86"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a></div><div class="ttdeci">#define CLKOUTCFG</div><div class="ttdoc">Clock Output Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00210">xhw_sysctl.h:210</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga62ff42ae97c28224d46f9b4e04c50991"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a></div><div class="ttdeci">#define BIT_MASK(Type, Begin, End)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00312">xhw_types.h:312</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaa63c4cf2f03e4c8f2b2396717644b149"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlMCODisable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable MCO Clock Output. </p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Before you call <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gac2f0e2b59e7f62a5e19df35fbc40c33c">SysCtlMCOEnable</a> or <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa63c4cf2f03e4c8f2b2396717644b149">SysCtlMCODisable</a>, you MUST call <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga5b047ef0a9b2fdbb92e8667460fe1372">SysCtlMCOCfg</a> to configure MCO clock source and clock divider. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01617">1617</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;{</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a>) &amp;= ~<a class="code" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga48969f381ed388736e5c17f9b32e20bf">CLKOUTCFG_CLKOUT_EN</a>;</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gacaed43cb267deb1b24f6aa91ad537a86"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a></div><div class="ttdeci">#define CLKOUTCFG</div><div class="ttdoc">Clock Output Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00210">xhw_sysctl.h:210</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g_html_ga48969f381ed388736e5c17f9b32e20bf"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga48969f381ed388736e5c17f9b32e20bf">CLKOUTCFG_CLKOUT_EN</a></div><div class="ttdeci">#define CLKOUTCFG_CLKOUT_EN</div><div class="ttdoc">CLKOUT enable control, allows switching the CLKOUT source without glitches. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l01333">xhw_sysctl.h:1333</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac2f0e2b59e7f62a5e19df35fbc40c33c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlMCOEnable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable MCO Clock Output. </p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Before you call <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gac2f0e2b59e7f62a5e19df35fbc40c33c">SysCtlMCOEnable</a> or <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa63c4cf2f03e4c8f2b2396717644b149">SysCtlMCODisable</a>, you MUST call <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga5b047ef0a9b2fdbb92e8667460fe1372">SysCtlMCOCfg</a> to configure MCO clock source and clock divider. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01601">1601</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;{</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a>) |= <a class="code" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga48969f381ed388736e5c17f9b32e20bf">CLKOUTCFG_CLKOUT_EN</a>;</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gacaed43cb267deb1b24f6aa91ad537a86"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a></div><div class="ttdeci">#define CLKOUTCFG</div><div class="ttdoc">Clock Output Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00210">xhw_sysctl.h:210</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g_html_ga48969f381ed388736e5c17f9b32e20bf"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga48969f381ed388736e5c17f9b32e20bf">CLKOUTCFG_CLKOUT_EN</a></div><div class="ttdeci">#define CLKOUTCFG_CLKOUT_EN</div><div class="ttdoc">CLKOUT enable control, allows switching the CLKOUT source without glitches. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l01333">xhw_sysctl.h:1333</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga363f217452d9149bdd656680ae89fa0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> SysCtlMCOStatusGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable MCO Clock Output. </p>
<dl class="section return"><dt>Returns</dt><dd>the MCO activity indication.<ul>
<li>xtrue when CLKOUT is enabled.</li>
<li>xfalse when CLKOUT has been disabled via the CLKOUT_EN bit and the clock has completed being stopped.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Before you call <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga363f217452d9149bdd656680ae89fa0d">SysCtlMCOStatusGet</a>, you MUST call <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga5b047ef0a9b2fdbb92e8667460fe1372">SysCtlMCOCfg</a> to configure MCO clock source and clock divider. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01635">1635</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;{</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a>) &amp; <a class="code" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#gacef9c3044eefef0e4c54e53c3914397f">CLKOUTCFG_CLKOUT_ACT</a>)</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;    {</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    }</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    {</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    }</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gacaed43cb267deb1b24f6aa91ad537a86"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a></div><div class="ttdeci">#define CLKOUTCFG</div><div class="ttdoc">Clock Output Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00210">xhw_sysctl.h:210</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g_html_gacef9c3044eefef0e4c54e53c3914397f"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#gacef9c3044eefef0e4c54e53c3914397f">CLKOUTCFG_CLKOUT_ACT</a></div><div class="ttdeci">#define CLKOUTCFG_CLKOUT_ACT</div><div class="ttdoc">CLKOUT activity indication. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l01336">xhw_sysctl.h:1336</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gad617e44d42c15e52c6d5bda6fe37a20c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SysCtlPeripheralClockGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPeri</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Peripheral Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeri</td><td>is the LPC17nx(n=5/6) peripherals, the parameter can be logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga64340959ea7d6a35a2b6a6131aae45cb">PCLKSEL_WDT</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gae2f2ff09377f398c83abde8fd5fa57ee">PCLKSEL_TIMER0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga2a29155e238ac03e8578bc7e780088fa">PCLKSEL_TIMER1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga32fcd5a871c63fdcb9d6da465e647272">PCLKSEL_UART0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7d3d5b282e2e05fe3059672e4da36070">PCLKSEL_UART1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga81794eaaf1b918dfe7f5ded3cb2f5ede">PCLKSEL_PWM1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaed6395d69013ceb2870513b7c59c51a0">PCLKSEL_I2C0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">PCLKSEL_SPI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7a92c0e7540f66972c0f8da57199bd95">PCLKSEL_SSP1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga16c4bde7e52f1b95215c37ea11586a3d">PCLKSEL_DAC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga395522e59ced91bbc42b5715d5723d28">PCLKSEL_ADC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gafd28f383b485a574d0b585b27783621b">PCLKSEL_CAN1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1f3b980a3f2a91639db0631fb9f7763f">PCLKSEL_CAN2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6b76674b42028fdc9098898723d207ec">PCLKSEL_ACF</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaae5f44917820634b7896c7e7c0e1c078">PCLKSEL_QEI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga4a5dfebbf894a639817ab30e98c9f099">PCLKSEL_GPIOINT</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6c92191b4c8b22a9f2236134c44b7b99">PCLKSEL_PCB</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaea22236758ac015edb6a96f1bc4a5539">PCLKSEL_I2C1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gad205d3cfcd45f66488e51814085df83e">PCLKSEL_SSP0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga36f84d10e9ec4d0d97d989b25ba221fa">PCLKSEL_TIMER2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga67ed15b095974240fee6db9b96be3269">PCLKSEL_TIMER3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga00a5215b95f10f9e2d55faca68975b17">PCLKSEL_UART2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga33a98d221ae254f647f976d2f6f0eaa3">PCLKSEL_UART3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7b760f003a0d3794f652fb91103f2508">PCLKSEL_I2C2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gab51926f5f03bb9d1a88fb89d523e9ef8">PCLKSEL_I2S</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa2c05f67977eed87472bec0f396c904c">PCLKSEL_RIT</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa296d72b4928a2b00952d6d2bc17f545">PCLKSEL_SYSCON</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga582208914270fc34cbe904116d35c26d">PCLKSEL_MC</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>PCLK_CCLK_DIV_6 is only suit for CAN1, CAN2. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00878">878</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;{</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulDiv    = 0;</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="keywordflow">if</span>(ulPeri &lt; 32)</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    {</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a>);</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        <span class="keywordflow">if</span>(ulPeri == 26 || ulPeri == 28) <span class="comment">// CAN1 or CAN2</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        {</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;            ulDiv = (ulTmpReg &gt;&gt; ulPeri) &amp; 0x03;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;            <span class="keywordflow">if</span>(3 == ulDiv)</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;            {</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                <span class="keywordflow">return</span> (g_ulSystemClk/6);</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;            }</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        }</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    }</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    {</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;        ulPeri -= 32;</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">PCLKSEL1</a>);</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    }</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    ulDiv = (ulTmpReg &gt;&gt; ulPeri) &amp; 0x03;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordflow">switch</span>(ulDiv)</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    {</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        <span class="keywordflow">case</span> 0:                  <span class="comment">// Div 4</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;            {</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                <span class="keywordflow">return</span> (g_ulSystemClk/4);</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;            }</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        <span class="keywordflow">case</span> 1:                  <span class="comment">// Div 1</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;            {</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                <span class="keywordflow">return</span> (g_ulSystemClk/1);</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;            }</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        <span class="keywordflow">case</span> 2:                  <span class="comment">// Div 2</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;            {</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                <span class="keywordflow">return</span> (g_ulSystemClk/2);</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;            }</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        <span class="keywordflow">case</span> 3:                  <span class="comment">// Div 8</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;            {</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                <span class="keywordflow">return</span> (g_ulSystemClk/8);</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;            }</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        <span class="keywordflow">default</span>:                <span class="comment">// Error</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;            {</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;                <span class="keywordflow">while</span>(1);</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;            }</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    }</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga49def446e302ba44f9fa2af86e7e00f5"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a></div><div class="ttdeci">#define PCLKSEL0</div><div class="ttdoc">Peripheral Clock Selection 0. For LPC 17_nx (n = 5/6/7/8) </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00188">xhw_sysctl.h:188</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gae99d1dda9b3051054ac019a697495268"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">PCLKSEL1</a></div><div class="ttdeci">#define PCLKSEL1</div><div class="ttdoc">Peripheral Clock Selection 1. For LPC 17_5x_6x. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00191">xhw_sysctl.h:191</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8bd042b9df3b233d82ba6e1c92042804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlPeripheralClockSourceSet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPeri</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure Peripheral Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeri</td><td>is the LPC17nx(n=5/6) peripherals, the parameter can be logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga64340959ea7d6a35a2b6a6131aae45cb">PCLKSEL_WDT</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gae2f2ff09377f398c83abde8fd5fa57ee">PCLKSEL_TIMER0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga2a29155e238ac03e8578bc7e780088fa">PCLKSEL_TIMER1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga32fcd5a871c63fdcb9d6da465e647272">PCLKSEL_UART0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7d3d5b282e2e05fe3059672e4da36070">PCLKSEL_UART1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga81794eaaf1b918dfe7f5ded3cb2f5ede">PCLKSEL_PWM1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaed6395d69013ceb2870513b7c59c51a0">PCLKSEL_I2C0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">PCLKSEL_SPI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7a92c0e7540f66972c0f8da57199bd95">PCLKSEL_SSP1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga16c4bde7e52f1b95215c37ea11586a3d">PCLKSEL_DAC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga395522e59ced91bbc42b5715d5723d28">PCLKSEL_ADC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gafd28f383b485a574d0b585b27783621b">PCLKSEL_CAN1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1f3b980a3f2a91639db0631fb9f7763f">PCLKSEL_CAN2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6b76674b42028fdc9098898723d207ec">PCLKSEL_ACF</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaae5f44917820634b7896c7e7c0e1c078">PCLKSEL_QEI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga4a5dfebbf894a639817ab30e98c9f099">PCLKSEL_GPIOINT</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6c92191b4c8b22a9f2236134c44b7b99">PCLKSEL_PCB</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaea22236758ac015edb6a96f1bc4a5539">PCLKSEL_I2C1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gad205d3cfcd45f66488e51814085df83e">PCLKSEL_SSP0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga36f84d10e9ec4d0d97d989b25ba221fa">PCLKSEL_TIMER2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga67ed15b095974240fee6db9b96be3269">PCLKSEL_TIMER3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga00a5215b95f10f9e2d55faca68975b17">PCLKSEL_UART2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga33a98d221ae254f647f976d2f6f0eaa3">PCLKSEL_UART3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7b760f003a0d3794f652fb91103f2508">PCLKSEL_I2C2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gab51926f5f03bb9d1a88fb89d523e9ef8">PCLKSEL_I2S</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa2c05f67977eed87472bec0f396c904c">PCLKSEL_RIT</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa296d72b4928a2b00952d6d2bc17f545">PCLKSEL_SYSCON</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga582208914270fc34cbe904116d35c26d">PCLKSEL_MC</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is the Divider of Cclk, Pclk = Cclk/Divider. This value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaabfcf462e040e25aa97fc6aa33c00a98">PCLK_CCLK_DIV_1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6bc66eb3f748404b0a0223ab0177f127">PCLK_CCLK_DIV_2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1821b18d1d7a5ca7b2966dd0ea416d9a">PCLK_CCLK_DIV_4</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga8cbe02ba3525613498749e79eba57880">PCLK_CCLK_DIV_6</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga28fd56b1d0a52818380acf564aba5552">PCLK_CCLK_DIV_8</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>PCLK_CCLK_DIV_6 is only suit for CAN1, CAN2. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00817">817</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;{</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="keywordflow">if</span>(ulPeri &lt; 32)</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    {</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a>);</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        ulTmpReg &amp;= ~(<a class="code" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga73772f581eb46d2cd4decce416eb9def">PCLKSEL_PPP_M</a> &lt;&lt; ulPeri);</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        ulTmpReg |= ulCfg &lt;&lt; ulPeri;</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a>) = ulTmpReg;</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    }</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    {</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        ulPeri -= 32;</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">PCLKSEL1</a>);</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        ulTmpReg &amp;= ~(<a class="code" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga73772f581eb46d2cd4decce416eb9def">PCLKSEL_PPP_M</a> &lt;&lt; ulPeri);</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        ulTmpReg |= ulCfg &lt;&lt; ulPeri;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">PCLKSEL1</a>) = ulTmpReg;</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    }</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0_html_ga73772f581eb46d2cd4decce416eb9def"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga73772f581eb46d2cd4decce416eb9def">PCLKSEL_PPP_M</a></div><div class="ttdeci">#define PCLKSEL_PPP_M</div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00972">xhw_sysctl.h:972</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga49def446e302ba44f9fa2af86e7e00f5"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a></div><div class="ttdeci">#define PCLKSEL0</div><div class="ttdoc">Peripheral Clock Selection 0. For LPC 17_nx (n = 5/6/7/8) </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00188">xhw_sysctl.h:188</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gae99d1dda9b3051054ac019a697495268"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">PCLKSEL1</a></div><div class="ttdeci">#define PCLKSEL1</div><div class="ttdoc">Peripheral Clock Selection 1. For LPC 17_5x_6x. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00191">xhw_sysctl.h:191</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga2c6ae288a5a775030ec42032f98b5ac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlPeripheralDisable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPeripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable MCU Periperal. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheral</td><td>is the LPC17nx(n=5/6/7/8) peripherals, the parameter can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2bec12e520ecd4068f3d6155c9856b29">SYSCTL_PERIPH_TIMER0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga90729f9a7e5bded1d976dd49f004780a">SYSCTL_PERIPH_TIMER1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab2846864081777c1962e95ad86c9af03">SYSCTL_PERIPH_UART0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf386259f2cad00c31258e4801a46d9b4">SYSCTL_PERIPH_UART1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga13b87732279901eaf23a0a7f77dcf401">SYSCTL_PERIPH_PWM1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga969d929309d490d2828bae0d555149cc">SYSCTL_PERIPH_I2C0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga93c7e0e1fe2af61f98391050fda98fe9">SYSCTL_PERIPH_SPI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga39898ceb954efc6c4eec996a5df959fd">SYSCTL_PERIPH_RTC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0be4b904719c65eb00c5f18f61d4c202">SYSCTL_PERIPH_SSP1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga3172b2acf892942a2c46bf316ac23632">SYSCTL_PERIPH_ADC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf91b4a05ae9b955e6c065d5394515300">SYSCTL_PERIPH_CAN1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga161a969d0d1a13ab941c91dff72e352c">SYSCTL_PERIPH_CAN2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaea621e9fcb42501468c5d42aa08972c8">SYSCTL_PERIPH_GPIOA</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaacde21f07d16b073bf84d6b7eac72af7">SYSCTL_PERIPH_GPIOB</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga14a273e397a6753c6036fddcb55de797">SYSCTL_PERIPH_GPIOC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga86c8966034ad2bb893b2eda828cf9d57">SYSCTL_PERIPH_GPIOD</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga9b21d2d75e53972282522ff00568aa87">SYSCTL_PERIPH_GPIOE</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab118deac12c07e2bb95e37ffc0c7077f">SYSCTL_PERIPH_RIT</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gafe857e7b81ae99068f1f816f8e1ba9ae">SYSCTL_PERIPH_MCPWM</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4c86ff24db73347b08c35b732e52fa97">SYSCTL_PERIPH_QEI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab6f8d33556109f6553d2081dc60e6125">SYSCTL_PERIPH_I2C1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gabf1236a631f6211be5d88e0e87375638">SYSCTL_PERIPH_SSP0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2e20530c746e8845eee6e18ae701d422">SYSCTL_PERIPH_TIMER2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0389f1e613051488eccb395cb26dc9bc">SYSCTL_PERIPH_TIMER3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8e406bf44131c50caca7dce97811c30e">SYSCTL_PERIPH_UART2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga008300433b57c4151556e8373a7b7e5a">SYSCTL_PERIPH_UART3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf4f90cc96640b18b106bd02aba375200">SYSCTL_PERIPH_I2C2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gad4d36702ee5957c4a955aa2c84562f23">SYSCTL_PERIPH_I2S</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4571b1fbe5e52ec65ef639b69a861056">SYSCTL_PERIPH_GPDMA</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaedadfa4726cdf9a804ccb45256fd0d71">SYSCTL_PERIPH_ETH</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8c6345499758b863f882e9927c44cdca">SYSCTL_PERIPH_USB</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01107">1107</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;{</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">if</span>(ulPeripheral &gt;= 32)           <span class="comment">// GPIOx (x=A/B/C/D/E)</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    {</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        ulPeripheral = 15;</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    }</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaca7c245b2477a5abdec386b73bda1d15">PCONP</a>) &amp;= ~((<span class="keywordtype">unsigned</span> long)0x01 &lt;&lt; ulPeripheral);</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gaca7c245b2477a5abdec386b73bda1d15"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaca7c245b2477a5abdec386b73bda1d15">PCONP</a></div><div class="ttdeci">#define PCONP</div><div class="ttdoc">Power Control for Peripherals. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00133">xhw_sysctl.h:133</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gabe04fe3c0a202f2b2c12945523a8003b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlPeripheralEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPeripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable MCU Periperal. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheral</td><td>is the LPC17nx(n=5/6/7/8) peripherals, the parameter can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2bec12e520ecd4068f3d6155c9856b29">SYSCTL_PERIPH_TIMER0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga90729f9a7e5bded1d976dd49f004780a">SYSCTL_PERIPH_TIMER1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab2846864081777c1962e95ad86c9af03">SYSCTL_PERIPH_UART0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf386259f2cad00c31258e4801a46d9b4">SYSCTL_PERIPH_UART1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga13b87732279901eaf23a0a7f77dcf401">SYSCTL_PERIPH_PWM1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga969d929309d490d2828bae0d555149cc">SYSCTL_PERIPH_I2C0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga93c7e0e1fe2af61f98391050fda98fe9">SYSCTL_PERIPH_SPI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga39898ceb954efc6c4eec996a5df959fd">SYSCTL_PERIPH_RTC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0be4b904719c65eb00c5f18f61d4c202">SYSCTL_PERIPH_SSP1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga3172b2acf892942a2c46bf316ac23632">SYSCTL_PERIPH_ADC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf91b4a05ae9b955e6c065d5394515300">SYSCTL_PERIPH_CAN1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga161a969d0d1a13ab941c91dff72e352c">SYSCTL_PERIPH_CAN2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaea621e9fcb42501468c5d42aa08972c8">SYSCTL_PERIPH_GPIOA</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaacde21f07d16b073bf84d6b7eac72af7">SYSCTL_PERIPH_GPIOB</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga14a273e397a6753c6036fddcb55de797">SYSCTL_PERIPH_GPIOC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga86c8966034ad2bb893b2eda828cf9d57">SYSCTL_PERIPH_GPIOD</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga9b21d2d75e53972282522ff00568aa87">SYSCTL_PERIPH_GPIOE</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab118deac12c07e2bb95e37ffc0c7077f">SYSCTL_PERIPH_RIT</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gafe857e7b81ae99068f1f816f8e1ba9ae">SYSCTL_PERIPH_MCPWM</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4c86ff24db73347b08c35b732e52fa97">SYSCTL_PERIPH_QEI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab6f8d33556109f6553d2081dc60e6125">SYSCTL_PERIPH_I2C1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gabf1236a631f6211be5d88e0e87375638">SYSCTL_PERIPH_SSP0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2e20530c746e8845eee6e18ae701d422">SYSCTL_PERIPH_TIMER2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0389f1e613051488eccb395cb26dc9bc">SYSCTL_PERIPH_TIMER3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8e406bf44131c50caca7dce97811c30e">SYSCTL_PERIPH_UART2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga008300433b57c4151556e8373a7b7e5a">SYSCTL_PERIPH_UART3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf4f90cc96640b18b106bd02aba375200">SYSCTL_PERIPH_I2C2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gad4d36702ee5957c4a955aa2c84562f23">SYSCTL_PERIPH_I2S</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4571b1fbe5e52ec65ef639b69a861056">SYSCTL_PERIPH_GPDMA</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaedadfa4726cdf9a804ccb45256fd0d71">SYSCTL_PERIPH_ETH</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8c6345499758b863f882e9927c44cdca">SYSCTL_PERIPH_USB</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01057">1057</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;{</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <span class="keywordflow">if</span>(ulPeripheral &gt;= 32)           <span class="comment">// GPIOx (x=A/B/C/D/E)</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    {</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        ulPeripheral = 15;</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    }</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaca7c245b2477a5abdec386b73bda1d15">PCONP</a>) |= ((<span class="keywordtype">unsigned</span> long)0x01 &lt;&lt; ulPeripheral);</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gaca7c245b2477a5abdec386b73bda1d15"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaca7c245b2477a5abdec386b73bda1d15">PCONP</a></div><div class="ttdeci">#define PCONP</div><div class="ttdoc">Power Control for Peripherals. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00133">xhw_sysctl.h:133</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga9d110072f28bc077c022ae393026e198"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlPeripheralReset </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPeripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset MCU Periperal. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheral</td><td>is the LPC17nx(n=7/8) peripherals, the parameter can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2bec12e520ecd4068f3d6155c9856b29">SYSCTL_PERIPH_TIMER0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga90729f9a7e5bded1d976dd49f004780a">SYSCTL_PERIPH_TIMER1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab2846864081777c1962e95ad86c9af03">SYSCTL_PERIPH_UART0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf386259f2cad00c31258e4801a46d9b4">SYSCTL_PERIPH_UART1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga13b87732279901eaf23a0a7f77dcf401">SYSCTL_PERIPH_PWM1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga969d929309d490d2828bae0d555149cc">SYSCTL_PERIPH_I2C0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga93c7e0e1fe2af61f98391050fda98fe9">SYSCTL_PERIPH_SPI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga39898ceb954efc6c4eec996a5df959fd">SYSCTL_PERIPH_RTC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0be4b904719c65eb00c5f18f61d4c202">SYSCTL_PERIPH_SSP1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga3172b2acf892942a2c46bf316ac23632">SYSCTL_PERIPH_ADC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf91b4a05ae9b955e6c065d5394515300">SYSCTL_PERIPH_CAN1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga161a969d0d1a13ab941c91dff72e352c">SYSCTL_PERIPH_CAN2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaea621e9fcb42501468c5d42aa08972c8">SYSCTL_PERIPH_GPIOA</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaacde21f07d16b073bf84d6b7eac72af7">SYSCTL_PERIPH_GPIOB</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga14a273e397a6753c6036fddcb55de797">SYSCTL_PERIPH_GPIOC</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga86c8966034ad2bb893b2eda828cf9d57">SYSCTL_PERIPH_GPIOD</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga9b21d2d75e53972282522ff00568aa87">SYSCTL_PERIPH_GPIOE</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab118deac12c07e2bb95e37ffc0c7077f">SYSCTL_PERIPH_RIT</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gafe857e7b81ae99068f1f816f8e1ba9ae">SYSCTL_PERIPH_MCPWM</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4c86ff24db73347b08c35b732e52fa97">SYSCTL_PERIPH_QEI</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab6f8d33556109f6553d2081dc60e6125">SYSCTL_PERIPH_I2C1</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gabf1236a631f6211be5d88e0e87375638">SYSCTL_PERIPH_SSP0</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2e20530c746e8845eee6e18ae701d422">SYSCTL_PERIPH_TIMER2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0389f1e613051488eccb395cb26dc9bc">SYSCTL_PERIPH_TIMER3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8e406bf44131c50caca7dce97811c30e">SYSCTL_PERIPH_UART2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga008300433b57c4151556e8373a7b7e5a">SYSCTL_PERIPH_UART3</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf4f90cc96640b18b106bd02aba375200">SYSCTL_PERIPH_I2C2</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gad4d36702ee5957c4a955aa2c84562f23">SYSCTL_PERIPH_I2S</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4571b1fbe5e52ec65ef639b69a861056">SYSCTL_PERIPH_GPDMA</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaedadfa4726cdf9a804ccb45256fd0d71">SYSCTL_PERIPH_ETH</a></li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8c6345499758b863f882e9927c44cdca">SYSCTL_PERIPH_USB</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is only suit for LPC177x or LPC178x. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00975">975</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;{</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="comment">// Note: Not for LPC 17nx (n=5/6)</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#if defined(LPC_175x) | defined(LPC_176x)</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span>    <span class="comment">// Nothing</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    (void) ulPeripheral;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#elif defined(LPC_177x) | defined(LPC_178x)</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <span class="keywordflow">if</span>(ulPeripheral &lt; 32)    <span class="comment">// Reset register 0</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    {</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        <span class="comment">// Reset Peripheral by write 1 to respond bit.</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gab72712d0416dd63a5d367e17e8873de5">RSTCON0</a>);</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        ulTmpReg |= ulPeripheral;</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gab72712d0416dd63a5d367e17e8873de5">RSTCON0</a>) = ulTmpReg;</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        <span class="comment">// Restore reset bit</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gab72712d0416dd63a5d367e17e8873de5">RSTCON0</a>);</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        ulTmpReg &amp;= ~ulPeripheral;</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gab72712d0416dd63a5d367e17e8873de5">RSTCON0</a>) = ulTmpReg;</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    }</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <span class="keywordflow">else</span>                     <span class="comment">// Reset register 1</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    {</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        ulPeripheral -= 1;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        <span class="comment">// Reset Peripheral by write 1 to respond bit.</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga076f2ce1f9027cb54521e538d81ef1f8">RSTCON1</a>);</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;        ulTmpReg |= ulPeripheral;</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga076f2ce1f9027cb54521e538d81ef1f8">RSTCON1</a>) = ulTmpReg;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;        <span class="comment">// Restore reset bit</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;        ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga076f2ce1f9027cb54521e538d81ef1f8">RSTCON1</a>);</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        ulTmpReg &amp;= ~ulPeripheral;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga076f2ce1f9027cb54521e538d81ef1f8">RSTCON1</a>) = ulTmpReg;</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    }</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_ga076f2ce1f9027cb54521e538d81ef1f8"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga076f2ce1f9027cb54521e538d81ef1f8">RSTCON1</a></div><div class="ttdeci">#define RSTCON1</div><div class="ttdoc">Individual peripheral reset control bits. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00216">xhw_sysctl.h:216</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gab72712d0416dd63a5d367e17e8873de5"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gab72712d0416dd63a5d367e17e8873de5">RSTCON0</a></div><div class="ttdeci">#define RSTCON0</div><div class="ttdoc">Individual peripheral reset control bits. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00213">xhw_sysctl.h:213</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga9b3cf294e9b7950d233522beb50978a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SysCtlPwrCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get APB1 Clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return the APB1 clock frequency.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This APB1 Clock is set by Systen Initialize function. Default: APB1 = APB2 = AHB/4. Get APB2 Clock frequency.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return the APB2 clock frequency.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This APB2 Clock is set by Systen Initialize function. Default: APB1 = APB2 = AHB/4. Configure MCU Power Mode.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulMode</td><td>is the power mode of LPC17xx, this value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a> Set Mcu into Sleep mode.</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a> Set Mcu into Deep Sleep mode.</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a> Set Mcu into Powerdown mode.</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a> Set Mcu into Deep Powerdown mode.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the result of operation, can be one of the following value:<ul>
<li>0 success</li>
<li>1 failure cause by incorrect input parameter. </li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd><ol type="1">
<li>Any enabled interrupt can wake up the CPU from Sleep mode. Certain interrupts can wake up the processor if it is in either Deep Sleep mode or Power-down mode.</li>
<li>Interrupts that can occur during Deep Sleep or Power-down mode will wake up the CPU if the interrupt is enabled. After wake-up, execution will continue to the appropriate interrupt service routine. These interrupts are NMI, External Interrupts EINT0 through EINT3, GPIO interrupts, Ethernet Wake-on-LAN interrupt, Brownout Detect, RTC Alarm, CAN Activity Interrupt, and USB Activity Interrupt. In addition, the watchdog timer can wake up the part from Deep Sleep mode if the watchdog timer is being clocked by the IRC oscillator. For the wake-up process to take place the corresponding interrupt must be enabled in the NVIC. For pin-related peripheral functions, the related functions must also be mapped to pins.</li>
<li>In Deep Power-down mode, internal power to most of the device is removed, which limits the possibilities for waking up from this mode. Wake-up from Deep Power-down mode will occur when an external reset signal is applied, or the RTC interrupt is enabled and an RTC interrupt is generated.</li>
</ol>
</dd></dl>
<dl class="bug"><dt><b><a class="el" href="bug.html#_bug000001">Bug:</a></b></dt><dd><ol type="1">
<li>Once you put mcu input DeepSleep or DeepPowerDown mode, mcu clock is reset to default, that to say, PLL is disconnect and disable, IRC is used as the main clock source. However, you can't use SysCtlClockSet to reconfigure PLL. This problem will be solved in the later. </li>
</ol>
</dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01360">1360</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;{</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <span class="comment">// Check input parameters valid.</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>((ulMode == <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a>    ) ||</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;            (ulMode == <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a>  ) ||</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;            (ulMode == <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a>  ) ||</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;            (ulMode == <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a>) );</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    <span class="keywordflow">switch</span>(ulMode)</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    {</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a>:           <span class="comment">// Sleep Mode</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;            {</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>)          = (<span class="keywordtype">unsigned</span> long)0x00;</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___n_v_i_c___register___address.html#ga15f41c2b54e21dc9abb03e5d0a7c719d">NVIC_SYS_CTRL</a>) = (<span class="keywordtype">unsigned</span> long)0x00;</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                <a class="code" href="group__x_c_o_r_e___exported___a_p_is.html#gad8f98cab80e0977a3d8b407f381c2dd8">xCPUwfi</a>();</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;                <span class="keywordflow">return</span> (0);</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;            }</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a>:        <span class="comment">// Deep Sleep Mode</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;            {</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>)          = (<span class="keywordtype">unsigned</span> long)0x00;</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___n_v_i_c___register___address.html#ga15f41c2b54e21dc9abb03e5d0a7c719d">NVIC_SYS_CTRL</a>) = (<span class="keywordtype">unsigned</span> long)0x04;</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                <a class="code" href="group__x_c_o_r_e___exported___a_p_is.html#gad8f98cab80e0977a3d8b407f381c2dd8">xCPUwfi</a>();</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;                <span class="keywordflow">return</span> (0);</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;            }</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a>:        <span class="comment">// Power Down Mode</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;            {</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>)          = (<span class="keywordtype">unsigned</span> long)0x01;</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___n_v_i_c___register___address.html#ga15f41c2b54e21dc9abb03e5d0a7c719d">NVIC_SYS_CTRL</a>) = (<span class="keywordtype">unsigned</span> long)0x04;</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                <a class="code" href="group__x_c_o_r_e___exported___a_p_is.html#gad8f98cab80e0977a3d8b407f381c2dd8">xCPUwfi</a>();</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;                <span class="keywordflow">return</span> (0);</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;            }</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a>:      <span class="comment">// Deep Power Down Mode</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;            {</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>)          = (<span class="keywordtype">unsigned</span> long)0x03;</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___n_v_i_c___register___address.html#ga15f41c2b54e21dc9abb03e5d0a7c719d">NVIC_SYS_CTRL</a>) = (<span class="keywordtype">unsigned</span> long)0x04;</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;                <a class="code" href="group__x_c_o_r_e___exported___a_p_is.html#gad8f98cab80e0977a3d8b407f381c2dd8">xCPUwfi</a>();</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;                <span class="keywordflow">return</span> (0);</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;            }</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;            {</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;                <span class="keywordflow">return</span> (1);           <span class="comment">// Error</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;            }</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    }</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_ga1cfd5f19ace45b3075682fd7880587ae"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a></div><div class="ttdeci">#define PWR_MODE_SLEEP_D</div><div class="ttdoc">Deep Sleep Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01550">xsysctl.h:1550</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gabb1322d5f790b9bea8376c697a5c9ef0"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a></div><div class="ttdeci">#define PCON</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00130">xhw_sysctl.h:130</a></div></div>
<div class="ttc" id="group__x_c_o_r_e___exported___a_p_is_html_gad8f98cab80e0977a3d8b407f381c2dd8"><div class="ttname"><a href="group__x_c_o_r_e___exported___a_p_is.html#gad8f98cab80e0977a3d8b407f381c2dd8">xCPUwfi</a></div><div class="ttdeci">void xCPUwfi(void)</div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_gae5f03b5bf55d7edc54e7a4d3b5ac42d1"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a></div><div class="ttdeci">#define PWR_MODE_SLEEP</div><div class="ttdoc">Sleep Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01547">xsysctl.h:1547</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_ga9cb847914524cf8a95658a58d5237af0"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a></div><div class="ttdeci">#define PWR_MODE_PWRDOWN_D</div><div class="ttdoc">Deep PowerDown Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01556">xsysctl.h:1556</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_ga24ab13e222c83856e72598284e79f796"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a></div><div class="ttdeci">#define PWR_MODE_PWRDOWN</div><div class="ttdoc">PowerDown Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01553">xsysctl.h:1553</a></div></div>
<div class="ttc" id="group___n_v_i_c___register___address_html_ga15f41c2b54e21dc9abb03e5d0a7c719d"><div class="ttname"><a href="group___n_v_i_c___register___address.html#ga15f41c2b54e21dc9abb03e5d0a7c719d">NVIC_SYS_CTRL</a></div><div class="ttdeci">#define NVIC_SYS_CTRL</div><div class="ttdoc">System Control. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__nvic_8h_source.html#l00323">xhw_nvic.h:323</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga383d71641dbb3bdbcdd56720fc0812a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> SysCtlPwrFlagCheck </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check Power-Manager Status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is Power-Manager Configure input parameter, this parameter is the logical OR of several different values:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a> Sleep Flag</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a> Deep Sleep Flag</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a> Power Down Flag</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a> Deep Power Down Flag</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return the status of Special Flag.<ul>
<li>xtrue Flag that check has been set.</li>
<li>xfalse Flag that check has NOT been set. </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01422">1422</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;{</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    <span class="comment">// Check input parameters valid.</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( ulFlag &amp; (<a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a>   | <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a>   |</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;                      <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a> | <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a> ));</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    ulFlag = (ulFlag &gt;&gt; 8 ) &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 0);</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>) &amp; ulFlag)</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    {</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    }</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    {</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    }</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_ga1cfd5f19ace45b3075682fd7880587ae"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a></div><div class="ttdeci">#define PWR_MODE_SLEEP_D</div><div class="ttdoc">Deep Sleep Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01550">xsysctl.h:1550</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gabb1322d5f790b9bea8376c697a5c9ef0"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a></div><div class="ttdeci">#define PCON</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00130">xhw_sysctl.h:130</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga62ff42ae97c28224d46f9b4e04c50991"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a></div><div class="ttdeci">#define BIT_MASK(Type, Begin, End)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00312">xhw_types.h:312</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_gae5f03b5bf55d7edc54e7a4d3b5ac42d1"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a></div><div class="ttdeci">#define PWR_MODE_SLEEP</div><div class="ttdoc">Sleep Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01547">xsysctl.h:1547</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_ga9cb847914524cf8a95658a58d5237af0"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a></div><div class="ttdeci">#define PWR_MODE_PWRDOWN_D</div><div class="ttdoc">Deep PowerDown Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01556">xsysctl.h:1556</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_ga24ab13e222c83856e72598284e79f796"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a></div><div class="ttdeci">#define PWR_MODE_PWRDOWN</div><div class="ttdoc">PowerDown Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01553">xsysctl.h:1553</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaa8afc13cb860461a6309dd3b50f144bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlPwrFlagClear </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Power-Manager status Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is Brown-out Configure input parameter, this parameter is the logical OR of several different values:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a> Sleep Flag</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a> Deep Sleep Flag</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a> Power Down Flag</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a> Deep Power Down Flag</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01454">1454</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;{</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <span class="comment">// Check input parameters valid.</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( ulFlag &amp; (<a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a>   | <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a>   |</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;                      <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a> | <a class="code" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a> ));</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    ulFlag = (ulFlag &gt;&gt; 8 ) &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 0);</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>) |= ulFlag;</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_ga1cfd5f19ace45b3075682fd7880587ae"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a></div><div class="ttdeci">#define PWR_MODE_SLEEP_D</div><div class="ttdoc">Deep Sleep Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01550">xsysctl.h:1550</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gabb1322d5f790b9bea8376c697a5c9ef0"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a></div><div class="ttdeci">#define PCON</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00130">xhw_sysctl.h:130</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga62ff42ae97c28224d46f9b4e04c50991"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a></div><div class="ttdeci">#define BIT_MASK(Type, Begin, End)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00312">xhw_types.h:312</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_gae5f03b5bf55d7edc54e7a4d3b5ac42d1"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a></div><div class="ttdeci">#define PWR_MODE_SLEEP</div><div class="ttdoc">Sleep Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01547">xsysctl.h:1547</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_ga9cb847914524cf8a95658a58d5237af0"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a></div><div class="ttdeci">#define PWR_MODE_PWRDOWN_D</div><div class="ttdoc">Deep PowerDown Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01556">xsysctl.h:1556</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___power_manager_html_ga24ab13e222c83856e72598284e79f796"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a></div><div class="ttdeci">#define PWR_MODE_PWRDOWN</div><div class="ttdoc">PowerDown Mode. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01553">xsysctl.h:1553</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga7e7eaf3273efa935f7bedfd3760d11b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the device. </p>
<p>This function will perform a software reset of the entire device. The processor and all peripherals will be reset and all device registers will return to their default values (with the exception of the reset cause register, which will maintain its current value but have the software reset bit set as well).</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l01525">1525</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;{</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <span class="comment">// Perform a software reset request.  This will cause the device to reset,</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="comment">// no further code will be executed.</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___n_v_i_c___register___address.html#ga4b8063473ed37bbc7f9a41da65b9c2ad">NVIC_APINT</a>) = <a class="code" href="group___n_v_i_c___register___n_v_i_c___a_p_i_n_t.html#gab4aac1a401683ddc647b4bd27d6c1e07">NVIC_APINT_VECTKEY</a> | <a class="code" href="group___n_v_i_c___register___n_v_i_c___a_p_i_n_t.html#ga2622822940e2c6c4783085c6b4717213">NVIC_APINT_SYSRESETREQ</a>;</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    <span class="comment">// The device should have reset, so this should never be reached.  Just in</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <span class="comment">// case, loop forever.</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="keywordflow">while</span>(1)</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    {</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    }</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___n_v_i_c___register___address_html_ga4b8063473ed37bbc7f9a41da65b9c2ad"><div class="ttname"><a href="group___n_v_i_c___register___address.html#ga4b8063473ed37bbc7f9a41da65b9c2ad">NVIC_APINT</a></div><div class="ttdeci">#define NVIC_APINT</div><div class="ttdoc">Application Interrupt and Reset Control. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__nvic_8h_source.html#l00319">xhw_nvic.h:319</a></div></div>
<div class="ttc" id="group___n_v_i_c___register___n_v_i_c___a_p_i_n_t_html_gab4aac1a401683ddc647b4bd27d6c1e07"><div class="ttname"><a href="group___n_v_i_c___register___n_v_i_c___a_p_i_n_t.html#gab4aac1a401683ddc647b4bd27d6c1e07">NVIC_APINT_VECTKEY</a></div><div class="ttdeci">#define NVIC_APINT_VECTKEY</div><div class="ttdoc">Vector key. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__nvic_8h_source.html#l01787">xhw_nvic.h:1787</a></div></div>
<div class="ttc" id="group___n_v_i_c___register___n_v_i_c___a_p_i_n_t_html_ga2622822940e2c6c4783085c6b4717213"><div class="ttname"><a href="group___n_v_i_c___register___n_v_i_c___a_p_i_n_t.html#ga2622822940e2c6c4783085c6b4717213">NVIC_APINT_SYSRESETREQ</a></div><div class="ttdeci">#define NVIC_APINT_SYSRESETREQ</div><div class="ttdoc">System Reset Request. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__nvic_8h_source.html#l01842">xhw_nvic.h:1842</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gabfa463f0d300ee5211ca6c2ca8e9b594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> SysCtlResetFlagCheck </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the reset source flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlag</td><td>is the reset flag, this value is logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga4f810567c2909429337b5b182bf92f67">RESET_FLAG_POR</a> Power On reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gab37e02f036fa8fc89c18ab880255f4ca">RESET_FLAG_EXTR</a> External reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gabef533207774912294a98fc0276ae0fa">RESET_FLAG_WDTR</a> Watchdog reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga748059111d5131accc22283678f2af26">RESET_FLAG_BODR</a> Brown-out reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae9e1dc42d8b69671a2758b62a63854c3">RESET_FLAG_SYSRESET</a> System Request reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae52190adba1f1b7acc772fe56869d46a">RESET_FLAG_LOCKUP</a> Lock up reset</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of the reset flag.<ul>
<li>xtrue The Checked Flag has been set.</li>
<li>xfalse The Checked Flag has not been set. </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00727">727</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;{</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae9297baf6eb58a7422ef42c5a837056b">RSID</a>);</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">if</span>(ulTmpReg &amp; ulFlag)</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    {</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    }</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    {</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    }</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gae9297baf6eb58a7422ef42c5a837056b"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae9297baf6eb58a7422ef42c5a837056b">RSID</a></div><div class="ttdeci">#define RSID</div><div class="ttdoc">Reset Source Ident ification Register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00176">xhw_sysctl.h:176</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga6c1004bd2fc25bb45013fe363359d05f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SysCtlResetFlagClear </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlag</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the reset source flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlag</td><td>is the reset flag, this value is logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga4f810567c2909429337b5b182bf92f67">RESET_FLAG_POR</a> Power On reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gab37e02f036fa8fc89c18ab880255f4ca">RESET_FLAG_EXTR</a> External reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gabef533207774912294a98fc0276ae0fa">RESET_FLAG_WDTR</a> Watchdog reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga748059111d5131accc22283678f2af26">RESET_FLAG_BODR</a> Brown-out reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae9e1dc42d8b69671a2758b62a63854c3">RESET_FLAG_SYSRESET</a> System Request reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae52190adba1f1b7acc772fe56869d46a">RESET_FLAG_LOCKUP</a> Lock up reset</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>
<p>Check input Parameters </p>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00759">759</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;{</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;     <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( ulFlag &amp; (<a class="code" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga4f810567c2909429337b5b182bf92f67">RESET_FLAG_POR</a>     | <a class="code" href="group___l_p_c17xx___sys_ctl___reset___config.html#gab37e02f036fa8fc89c18ab880255f4ca">RESET_FLAG_EXTR</a>   |</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                       <a class="code" href="group___l_p_c17xx___sys_ctl___reset___config.html#gabef533207774912294a98fc0276ae0fa">RESET_FLAG_WDTR</a>     | <a class="code" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga748059111d5131accc22283678f2af26">RESET_FLAG_BODR</a>   |</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                       <a class="code" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae9e1dc42d8b69671a2758b62a63854c3">RESET_FLAG_SYSRESET</a> | <a class="code" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae52190adba1f1b7acc772fe56869d46a">RESET_FLAG_LOCKUP</a>) );</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae9297baf6eb58a7422ef42c5a837056b">RSID</a>) |= ulFlag;</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___reset___config_html_gae9e1dc42d8b69671a2758b62a63854c3"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___reset___config.html#gae9e1dc42d8b69671a2758b62a63854c3">RESET_FLAG_SYSRESET</a></div><div class="ttdeci">#define RESET_FLAG_SYSRESET</div><div class="ttdoc">System reset requet reset. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01276">xsysctl.h:1276</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___reset___config_html_gabef533207774912294a98fc0276ae0fa"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___reset___config.html#gabef533207774912294a98fc0276ae0fa">RESET_FLAG_WDTR</a></div><div class="ttdeci">#define RESET_FLAG_WDTR</div><div class="ttdoc">Watchdog Timer reset. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01270">xsysctl.h:1270</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___reset___config_html_gae52190adba1f1b7acc772fe56869d46a"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___reset___config.html#gae52190adba1f1b7acc772fe56869d46a">RESET_FLAG_LOCKUP</a></div><div class="ttdeci">#define RESET_FLAG_LOCKUP</div><div class="ttdoc">Lockup reset. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01279">xsysctl.h:1279</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gae9297baf6eb58a7422ef42c5a837056b"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae9297baf6eb58a7422ef42c5a837056b">RSID</a></div><div class="ttdeci">#define RSID</div><div class="ttdoc">Reset Source Ident ification Register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00176">xhw_sysctl.h:176</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___reset___config_html_gab37e02f036fa8fc89c18ab880255f4ca"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___reset___config.html#gab37e02f036fa8fc89c18ab880255f4ca">RESET_FLAG_EXTR</a></div><div class="ttdeci">#define RESET_FLAG_EXTR</div><div class="ttdoc">External reset signal. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01267">xsysctl.h:1267</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___reset___config_html_ga748059111d5131accc22283678f2af26"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___reset___config.html#ga748059111d5131accc22283678f2af26">RESET_FLAG_BODR</a></div><div class="ttdeci">#define RESET_FLAG_BODR</div><div class="ttdoc">Brown-out reset. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01273">xsysctl.h:1273</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___reset___config_html_ga4f810567c2909429337b5b182bf92f67"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___reset___config.html#ga4f810567c2909429337b5b182bf92f67">RESET_FLAG_POR</a></div><div class="ttdeci">#define RESET_FLAG_POR</div><div class="ttdoc">Power on reset. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01264">xsysctl.h:1264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga9b843fb6af0344fb554f54538fb84aab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long SysCtlResetFlagGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the reset source flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The reset flag, this value is logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga4f810567c2909429337b5b182bf92f67">RESET_FLAG_POR</a> Power On reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gab37e02f036fa8fc89c18ab880255f4ca">RESET_FLAG_EXTR</a> External reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gabef533207774912294a98fc0276ae0fa">RESET_FLAG_WDTR</a> Watchdog reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga748059111d5131accc22283678f2af26">RESET_FLAG_BODR</a> Brown-out reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae9e1dc42d8b69671a2758b62a63854c3">RESET_FLAG_SYSRESET</a> System Request reset</li>
<li><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae52190adba1f1b7acc772fe56869d46a">RESET_FLAG_LOCKUP</a> Lock up reset</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>User can use <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9b843fb6af0344fb554f54538fb84aab">SysCtlResetFlagGet</a> or <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabfa463f0d300ee5211ca6c2ca8e9b594">SysCtlResetFlagCheck</a> to check MCU reset source. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8c_source.html#l00704">704</a> of file <a class="el" href="xsysctl_8c_source.html">xsysctl.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;{</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;   <span class="keywordflow">return</span> <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae9297baf6eb58a7422ef42c5a837056b">RSID</a>);</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_y_s_c_t_l___register___address_html_gae9297baf6eb58a7422ef42c5a837056b"><div class="ttname"><a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae9297baf6eb58a7422ef42c5a837056b">RSID</a></div><div class="ttdeci">#define RSID</div><div class="ttdoc">Reset Source Ident ification Register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__sysctl_8h_source.html#l00176">xhw_sysctl.h:176</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
