Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Feb 18 11:44:26 2022
| Host         : DESKTOP-NT56GQ3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (35)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 11 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.229      -62.854                     94                 2269        0.105        0.000                      0                 2269        7.313        0.000                       0                   941  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
clk_in            {0.000 19.231}     38.462          26.000          
  CLKB_2_OBUF     {-3.906 3.906}     15.625          63.999          
  ifclk_out_OBUF  {0.000 7.813}      15.625          63.999          
  pll_fb          {0.000 19.231}     38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                             14.171        0.000                       0                     2  
  CLKB_2_OBUF                                                                                                                                                      13.470        0.000                       0                     2  
  ifclk_out_OBUF       -1.229      -62.854                     94                 2266        0.105        0.000                      0                 2266        7.313        0.000                       0                   935  
  pll_fb                                                                                                                                                           14.171        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ifclk_out_OBUF     ifclk_out_OBUF           1.874        0.000                      0                    3        1.226        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clock_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKB_2_OBUF
  To Clock:  CLKB_2_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKB_2_OBUF
Waveform(ns):       { -3.906 3.906 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y1   CLKB_2_OBUF_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ifclk_out_OBUF
  To Clock:  ifclk_out_OBUF

Setup :           94  Failing Endpoints,  Worst Slack       -1.229ns,  Total Violation      -62.854ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.848ns  (logic 6.970ns (41.369%)  route 9.878ns (58.631%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 23.648 - 15.625 ) 
    Source Clock Delay      (SCD):    8.534ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.565     8.534    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  adc2/filter2/m_filter1/d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     8.990 r  adc2/filter2/m_filter1/d_reg[3][3]/Q
                         net (fo=9, routed)           0.870     9.860    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_10__22[3]
    SLICE_X33Y4          LUT4 (Prop_lut4_I3_O)        0.124     9.984 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000     9.984    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  adc2/filter2/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    adc2/filter2/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.738    11.499    adc2/filter2/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.313    11.812 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_10__26/O
                         net (fo=9, routed)           0.910    12.722    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__34_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.846 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__29/O
                         net (fo=1, routed)           0.689    13.535    adc2/filter2/m_filter1/s2_0/DI[3]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.920 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.148 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.982    15.130    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I4_O)        0.313    15.443 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_7__25/O
                         net (fo=1, routed)           0.446    15.889    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_10
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    16.013 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__32/O
                         net (fo=1, routed)           0.676    16.690    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[2]
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    17.046 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.518    17.563    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.313    17.876 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20/O
                         net (fo=3, routed)           0.857    18.733    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.857 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__33/O
                         net (fo=1, routed)           0.693    19.550    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_0[1]
    SLICE_X37Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.057 r  adc2/filter2/m_filter1/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    20.057    adc2/filter2/m_filter1/s4_0/dout_01_carry_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.285 f  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.578    20.863    adc2/filter2/m_filter1/s1_1/d_acc_reg[3]_0[0]
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.313    21.176 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16/O
                         net (fo=2, routed)           0.726    21.902    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124    22.026 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__34/O
                         net (fo=1, routed)           0.637    22.663    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.170 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.170    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.398 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.559    23.957    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.313    24.270 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000    24.270    adc2/filter2/avg_binning1/d_acc_reg[7]_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.820 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.820    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.934 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.934    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.048 r  adc2/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.048    adc2/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.382 r  adc2/filter2/avg_binning1/d_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000    25.382    adc2/filter2/avg_binning1/d_acc0_carry__3_n_6
    SLICE_X32Y12         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.441    23.648    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[17]/C
                         clock pessimism              0.482    24.130    
                         clock uncertainty           -0.039    24.091    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.062    24.153    adc2/filter2/avg_binning1/d_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                         -25.382    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.827ns  (logic 6.949ns (41.296%)  route 9.878ns (58.704%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 23.648 - 15.625 ) 
    Source Clock Delay      (SCD):    8.534ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.565     8.534    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  adc2/filter2/m_filter1/d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     8.990 r  adc2/filter2/m_filter1/d_reg[3][3]/Q
                         net (fo=9, routed)           0.870     9.860    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_10__22[3]
    SLICE_X33Y4          LUT4 (Prop_lut4_I3_O)        0.124     9.984 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000     9.984    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  adc2/filter2/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    adc2/filter2/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.738    11.499    adc2/filter2/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.313    11.812 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_10__26/O
                         net (fo=9, routed)           0.910    12.722    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__34_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.846 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__29/O
                         net (fo=1, routed)           0.689    13.535    adc2/filter2/m_filter1/s2_0/DI[3]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.920 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.148 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.982    15.130    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I4_O)        0.313    15.443 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_7__25/O
                         net (fo=1, routed)           0.446    15.889    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_10
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    16.013 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__32/O
                         net (fo=1, routed)           0.676    16.690    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[2]
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    17.046 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.518    17.563    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.313    17.876 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20/O
                         net (fo=3, routed)           0.857    18.733    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.857 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__33/O
                         net (fo=1, routed)           0.693    19.550    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_0[1]
    SLICE_X37Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.057 r  adc2/filter2/m_filter1/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    20.057    adc2/filter2/m_filter1/s4_0/dout_01_carry_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.285 f  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.578    20.863    adc2/filter2/m_filter1/s1_1/d_acc_reg[3]_0[0]
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.313    21.176 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16/O
                         net (fo=2, routed)           0.726    21.902    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124    22.026 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__34/O
                         net (fo=1, routed)           0.637    22.663    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.170 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.170    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.398 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.559    23.957    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.313    24.270 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000    24.270    adc2/filter2/avg_binning1/d_acc_reg[7]_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.820 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.820    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.934 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.934    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.048 r  adc2/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.048    adc2/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.361 r  adc2/filter2/avg_binning1/d_acc0_carry__3/O[3]
                         net (fo=1, routed)           0.000    25.361    adc2/filter2/avg_binning1/d_acc0_carry__3_n_4
    SLICE_X32Y12         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.441    23.648    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[19]/C
                         clock pessimism              0.482    24.130    
                         clock uncertainty           -0.039    24.091    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.062    24.153    adc2/filter2/avg_binning1/d_acc_reg[19]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                         -25.361    
  -------------------------------------------------------------------
                         slack                                 -1.208    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.753ns  (logic 6.875ns (41.037%)  route 9.878ns (58.963%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 23.648 - 15.625 ) 
    Source Clock Delay      (SCD):    8.534ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.565     8.534    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  adc2/filter2/m_filter1/d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     8.990 r  adc2/filter2/m_filter1/d_reg[3][3]/Q
                         net (fo=9, routed)           0.870     9.860    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_10__22[3]
    SLICE_X33Y4          LUT4 (Prop_lut4_I3_O)        0.124     9.984 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000     9.984    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  adc2/filter2/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    adc2/filter2/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.738    11.499    adc2/filter2/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.313    11.812 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_10__26/O
                         net (fo=9, routed)           0.910    12.722    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__34_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.846 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__29/O
                         net (fo=1, routed)           0.689    13.535    adc2/filter2/m_filter1/s2_0/DI[3]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.920 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.148 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.982    15.130    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I4_O)        0.313    15.443 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_7__25/O
                         net (fo=1, routed)           0.446    15.889    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_10
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    16.013 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__32/O
                         net (fo=1, routed)           0.676    16.690    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[2]
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    17.046 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.518    17.563    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.313    17.876 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20/O
                         net (fo=3, routed)           0.857    18.733    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.857 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__33/O
                         net (fo=1, routed)           0.693    19.550    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_0[1]
    SLICE_X37Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.057 r  adc2/filter2/m_filter1/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    20.057    adc2/filter2/m_filter1/s4_0/dout_01_carry_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.285 f  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.578    20.863    adc2/filter2/m_filter1/s1_1/d_acc_reg[3]_0[0]
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.313    21.176 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16/O
                         net (fo=2, routed)           0.726    21.902    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124    22.026 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__34/O
                         net (fo=1, routed)           0.637    22.663    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.170 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.170    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.398 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.559    23.957    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.313    24.270 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000    24.270    adc2/filter2/avg_binning1/d_acc_reg[7]_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.820 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.820    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.934 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.934    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.048 r  adc2/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.048    adc2/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.287 r  adc2/filter2/avg_binning1/d_acc0_carry__3/O[2]
                         net (fo=1, routed)           0.000    25.287    adc2/filter2/avg_binning1/d_acc0_carry__3_n_5
    SLICE_X32Y12         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.441    23.648    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[18]/C
                         clock pessimism              0.482    24.130    
                         clock uncertainty           -0.039    24.091    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.062    24.153    adc2/filter2/avg_binning1/d_acc_reg[18]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                         -25.287    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.737ns  (logic 6.859ns (40.981%)  route 9.878ns (59.019%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 23.648 - 15.625 ) 
    Source Clock Delay      (SCD):    8.534ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.565     8.534    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  adc2/filter2/m_filter1/d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     8.990 r  adc2/filter2/m_filter1/d_reg[3][3]/Q
                         net (fo=9, routed)           0.870     9.860    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_10__22[3]
    SLICE_X33Y4          LUT4 (Prop_lut4_I3_O)        0.124     9.984 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000     9.984    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  adc2/filter2/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    adc2/filter2/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.738    11.499    adc2/filter2/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.313    11.812 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_10__26/O
                         net (fo=9, routed)           0.910    12.722    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__34_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.846 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__29/O
                         net (fo=1, routed)           0.689    13.535    adc2/filter2/m_filter1/s2_0/DI[3]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.920 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.148 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.982    15.130    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I4_O)        0.313    15.443 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_7__25/O
                         net (fo=1, routed)           0.446    15.889    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_10
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    16.013 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__32/O
                         net (fo=1, routed)           0.676    16.690    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[2]
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    17.046 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.518    17.563    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.313    17.876 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20/O
                         net (fo=3, routed)           0.857    18.733    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.857 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__33/O
                         net (fo=1, routed)           0.693    19.550    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_0[1]
    SLICE_X37Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.057 r  adc2/filter2/m_filter1/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    20.057    adc2/filter2/m_filter1/s4_0/dout_01_carry_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.285 f  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.578    20.863    adc2/filter2/m_filter1/s1_1/d_acc_reg[3]_0[0]
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.313    21.176 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16/O
                         net (fo=2, routed)           0.726    21.902    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124    22.026 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__34/O
                         net (fo=1, routed)           0.637    22.663    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.170 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.170    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.398 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.559    23.957    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.313    24.270 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000    24.270    adc2/filter2/avg_binning1/d_acc_reg[7]_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.820 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.820    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.934 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.934    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.048 r  adc2/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.048    adc2/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.271 r  adc2/filter2/avg_binning1/d_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000    25.271    adc2/filter2/avg_binning1/d_acc0_carry__3_n_7
    SLICE_X32Y12         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.441    23.648    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[16]/C
                         clock pessimism              0.482    24.130    
                         clock uncertainty           -0.039    24.091    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.062    24.153    adc2/filter2/avg_binning1/d_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.114ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.734ns  (logic 6.856ns (40.970%)  route 9.878ns (59.030%))
  Logic Levels:           22  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.024ns = ( 23.649 - 15.625 ) 
    Source Clock Delay      (SCD):    8.534ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.565     8.534    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  adc2/filter2/m_filter1/d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     8.990 r  adc2/filter2/m_filter1/d_reg[3][3]/Q
                         net (fo=9, routed)           0.870     9.860    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_10__22[3]
    SLICE_X33Y4          LUT4 (Prop_lut4_I3_O)        0.124     9.984 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000     9.984    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  adc2/filter2/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    adc2/filter2/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.738    11.499    adc2/filter2/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.313    11.812 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_10__26/O
                         net (fo=9, routed)           0.910    12.722    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__34_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.846 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__29/O
                         net (fo=1, routed)           0.689    13.535    adc2/filter2/m_filter1/s2_0/DI[3]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.920 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.148 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.982    15.130    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I4_O)        0.313    15.443 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_7__25/O
                         net (fo=1, routed)           0.446    15.889    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_10
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    16.013 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__32/O
                         net (fo=1, routed)           0.676    16.690    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[2]
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    17.046 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.518    17.563    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.313    17.876 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20/O
                         net (fo=3, routed)           0.857    18.733    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.857 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__33/O
                         net (fo=1, routed)           0.693    19.550    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_0[1]
    SLICE_X37Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.057 r  adc2/filter2/m_filter1/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    20.057    adc2/filter2/m_filter1/s4_0/dout_01_carry_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.285 f  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.578    20.863    adc2/filter2/m_filter1/s1_1/d_acc_reg[3]_0[0]
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.313    21.176 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16/O
                         net (fo=2, routed)           0.726    21.902    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124    22.026 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__34/O
                         net (fo=1, routed)           0.637    22.663    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.170 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.170    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.398 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.559    23.957    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.313    24.270 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000    24.270    adc2/filter2/avg_binning1/d_acc_reg[7]_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.820 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.820    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.934 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.934    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.268 r  adc2/filter2/avg_binning1/d_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000    25.268    adc2/filter2/avg_binning1/d_acc0_carry__2_n_6
    SLICE_X32Y11         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.442    23.649    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[13]/C
                         clock pessimism              0.482    24.131    
                         clock uncertainty           -0.039    24.092    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.062    24.154    adc2/filter2/avg_binning1/d_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         24.154    
                         arrival time                         -25.268    
  -------------------------------------------------------------------
                         slack                                 -1.114    

Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.708ns  (logic 7.367ns (44.093%)  route 9.341ns (55.907%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 23.648 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  adc2/filter1/m_filter1/d_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     8.995 r  adc2/filter1/m_filter1/d_reg[2][0]/Q
                         net (fo=11, routed)          0.831     9.825    adc2/filter1/m_filter1/s1_1/Q[0]
    SLICE_X49Y6          LUT4 (Prop_lut4_I0_O)        0.124     9.949 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_8__17/O
                         net (fo=1, routed)           0.000     9.949    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_8__17_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.481 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.481    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         1.021    11.730    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X49Y8          LUT3 (Prop_lut3_I2_O)        0.313    12.043 f  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__16/O
                         net (fo=9, routed)           0.801    12.844    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_2__25_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    12.968 r  adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_2__20/O
                         net (fo=1, routed)           0.478    13.447    adc2/filter1/m_filter1/s2_0/dout_01_carry__0_i_29__1[1]
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.967 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.598    14.565    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X52Y8          LUT5 (Prop_lut5_I4_O)        0.313    14.878 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_24__15/O
                         net (fo=2, routed)           1.193    16.071    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_24__15_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I2_O)        0.124    16.195 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_8__21/O
                         net (fo=1, routed)           0.000    16.195    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[0]
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.708 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.708    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.937 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          0.885    17.822    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.310    18.132 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_17__11/O
                         net (fo=1, routed)           0.464    18.596    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_17__11_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.124    18.720 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__22/O
                         net (fo=1, routed)           0.680    19.401    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_0[1]
    SLICE_X42Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.921 r  adc2/filter1/m_filter1/s4_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    19.921    adc2/filter1/m_filter1/s4_1/dout_01_carry_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.150 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.649    20.799    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.310    21.109 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_24__14/O
                         net (fo=3, routed)           0.960    22.069    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_24__14_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.124    22.193 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.190    22.382    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X44Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.889 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    22.889    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.117 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.590    23.708    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X43Y11         LUT6 (Prop_lut6_I1_O)        0.313    24.021 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.021    adc2/filter1/avg_binning1/S[1]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.571 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.571    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.685    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.799    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  adc2/filter1/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.913    adc2/filter1/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.247 r  adc2/filter1/avg_binning1/d_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000    25.247    adc2/filter1/avg_binning1/d_acc[17]
    SLICE_X43Y15         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.441    23.648    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[17]/C
                         clock pessimism              0.467    24.115    
                         clock uncertainty           -0.039    24.076    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.062    24.138    adc2/filter1/avg_binning1/d_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                         -25.247    
  -------------------------------------------------------------------
                         slack                                 -1.109    

Slack (VIOLATED) :        -1.093ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.713ns  (logic 6.835ns (40.896%)  route 9.878ns (59.104%))
  Logic Levels:           22  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.024ns = ( 23.649 - 15.625 ) 
    Source Clock Delay      (SCD):    8.534ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.565     8.534    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  adc2/filter2/m_filter1/d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     8.990 r  adc2/filter2/m_filter1/d_reg[3][3]/Q
                         net (fo=9, routed)           0.870     9.860    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_10__22[3]
    SLICE_X33Y4          LUT4 (Prop_lut4_I3_O)        0.124     9.984 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000     9.984    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  adc2/filter2/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    adc2/filter2/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.738    11.499    adc2/filter2/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.313    11.812 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_10__26/O
                         net (fo=9, routed)           0.910    12.722    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__34_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.846 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_1__29/O
                         net (fo=1, routed)           0.689    13.535    adc2/filter2/m_filter1/s2_0/DI[3]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.920 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.920    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.148 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.982    15.130    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I4_O)        0.313    15.443 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_7__25/O
                         net (fo=1, routed)           0.446    15.889    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_10
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    16.013 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__32/O
                         net (fo=1, routed)           0.676    16.690    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[2]
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    17.046 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.518    17.563    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.313    17.876 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20/O
                         net (fo=3, routed)           0.857    18.733    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_17__20_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.857 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__33/O
                         net (fo=1, routed)           0.693    19.550    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_0[1]
    SLICE_X37Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.057 r  adc2/filter2/m_filter1/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    20.057    adc2/filter2/m_filter1/s4_0/dout_01_carry_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.285 f  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.578    20.863    adc2/filter2/m_filter1/s1_1/d_acc_reg[3]_0[0]
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.313    21.176 f  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16/O
                         net (fo=2, routed)           0.726    21.902    adc2/filter2/m_filter1/s1_1/dout_01_carry_i_21__16_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124    22.026 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_3__34/O
                         net (fo=1, routed)           0.637    22.663    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.170 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.170    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.398 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.559    23.957    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.313    24.270 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000    24.270    adc2/filter2/avg_binning1/d_acc_reg[7]_1[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.820 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.820    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.934 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.934    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.247 r  adc2/filter2/avg_binning1/d_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000    25.247    adc2/filter2/avg_binning1/d_acc0_carry__2_n_4
    SLICE_X32Y11         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.442    23.649    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[15]/C
                         clock pessimism              0.482    24.131    
                         clock uncertainty           -0.039    24.092    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.062    24.154    adc2/filter2/avg_binning1/d_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         24.154    
                         arrival time                         -25.247    
  -------------------------------------------------------------------
                         slack                                 -1.093    

Slack (VIOLATED) :        -1.088ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.687ns  (logic 7.346ns (44.022%)  route 9.341ns (55.978%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 23.648 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  adc2/filter1/m_filter1/d_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     8.995 r  adc2/filter1/m_filter1/d_reg[2][0]/Q
                         net (fo=11, routed)          0.831     9.825    adc2/filter1/m_filter1/s1_1/Q[0]
    SLICE_X49Y6          LUT4 (Prop_lut4_I0_O)        0.124     9.949 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_8__17/O
                         net (fo=1, routed)           0.000     9.949    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_8__17_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.481 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.481    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         1.021    11.730    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X49Y8          LUT3 (Prop_lut3_I2_O)        0.313    12.043 f  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__16/O
                         net (fo=9, routed)           0.801    12.844    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_2__25_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    12.968 r  adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_2__20/O
                         net (fo=1, routed)           0.478    13.447    adc2/filter1/m_filter1/s2_0/dout_01_carry__0_i_29__1[1]
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.967 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.598    14.565    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X52Y8          LUT5 (Prop_lut5_I4_O)        0.313    14.878 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_24__15/O
                         net (fo=2, routed)           1.193    16.071    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_24__15_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I2_O)        0.124    16.195 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_8__21/O
                         net (fo=1, routed)           0.000    16.195    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[0]
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.708 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.708    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.937 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          0.885    17.822    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.310    18.132 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_17__11/O
                         net (fo=1, routed)           0.464    18.596    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_17__11_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.124    18.720 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__22/O
                         net (fo=1, routed)           0.680    19.401    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_0[1]
    SLICE_X42Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.921 r  adc2/filter1/m_filter1/s4_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    19.921    adc2/filter1/m_filter1/s4_1/dout_01_carry_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.150 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.649    20.799    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.310    21.109 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_24__14/O
                         net (fo=3, routed)           0.960    22.069    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_24__14_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.124    22.193 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.190    22.382    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X44Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.889 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    22.889    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.117 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.590    23.708    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X43Y11         LUT6 (Prop_lut6_I1_O)        0.313    24.021 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.021    adc2/filter1/avg_binning1/S[1]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.571 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.571    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.685    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.799    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  adc2/filter1/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.913    adc2/filter1/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.226 r  adc2/filter1/avg_binning1/d_acc0_carry__3/O[3]
                         net (fo=1, routed)           0.000    25.226    adc2/filter1/avg_binning1/d_acc[19]
    SLICE_X43Y15         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.441    23.648    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[19]/C
                         clock pessimism              0.467    24.115    
                         clock uncertainty           -0.039    24.076    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.062    24.138    adc2/filter1/avg_binning1/d_acc_reg[19]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                         -25.226    
  -------------------------------------------------------------------
                         slack                                 -1.088    

Slack (VIOLATED) :        -1.067ns  (required time - arrival time)
  Source:                 adc1/filter2/m_filter1/d_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter2/avg_binning1/d_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.611ns  (logic 6.974ns (41.985%)  route 9.637ns (58.015%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.552     8.521    adc1/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  adc1/filter2/m_filter1/d_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.456     8.977 r  adc1/filter2/m_filter1/d_reg[1][10]/Q
                         net (fo=10, routed)          1.183    10.160    adc1/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__14_0[10]
    SLICE_X30Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.284 r  adc1/filter2/m_filter1/s1_0/dout_01_carry__0_i_5__10/O
                         net (fo=1, routed)           0.000    10.284    adc1/filter2/m_filter1/s1_0/dout_01_carry__0_i_5__10_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.858 r  adc1/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.773    11.631    adc1/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.310    11.941 r  adc1/filter2/m_filter1/s1_0/dout_01_carry_i_14__9/O
                         net (fo=7, routed)           0.673    12.614    adc1/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X28Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.738 r  adc1/filter2/m_filter1/s1_0/dout_01_carry_i_2__11/O
                         net (fo=1, routed)           0.605    13.343    adc1/filter2/m_filter1/s2_0/DI[2]
    SLICE_X29Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.741 r  adc1/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.741    adc1/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.969 r  adc1/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.918    14.886    adc1/filter2/m_filter1/s1_0/dout_01_carry__0_i_12__7[0]
    SLICE_X35Y30         LUT5 (Prop_lut5_I4_O)        0.313    15.199 r  adc1/filter2/m_filter1/s1_0/dout_01_carry_i_13__7/O
                         net (fo=5, routed)           0.962    16.162    adc1/filter2/m_filter1/s1_0/d_reg[0][4]
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124    16.286 r  adc1/filter2/m_filter1/s1_0/dout_01_carry_i_6__12/O
                         net (fo=1, routed)           0.000    16.286    adc1/filter2/m_filter1/s3_1/dout_01_carry__0_1[2]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.684 r  adc1/filter2/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.684    adc1/filter2/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.912 r  adc1/filter2/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          0.684    17.596    adc1/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__0_3[0]
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.313    17.909 f  adc1/filter2/m_filter1/s1_1/dout_01_carry_i_19__5/O
                         net (fo=3, routed)           0.438    18.347    adc1/filter2/m_filter1/s1_1/dout_01_carry_i_19__5_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.471 r  adc1/filter2/m_filter1/s1_1/dout_01_carry_i_4__15/O
                         net (fo=1, routed)           0.568    19.039    adc1/filter2/m_filter1/s4_0/dout_01_carry__0_0[0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.565 r  adc1/filter2/m_filter1/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    19.565    adc1/filter2/m_filter1/s4_0/dout_01_carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.793 f  adc1/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.907    20.700    adc1/filter2/m_filter1/s1_1/d_acc_reg[3]_0[0]
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.313    21.013 f  adc1/filter2/m_filter1/s1_1/dout_01_carry__0_i_18__6/O
                         net (fo=2, routed)           0.890    21.903    adc1/filter2/m_filter1/s1_1/dout_01_carry__0_i_18__6_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.027 r  adc1/filter2/m_filter1/s1_1/dout_01_carry__0_i_2__16/O
                         net (fo=1, routed)           0.522    22.549    adc1/filter2/m_filter1/s5/d_acc0_carry__2_i_3__0[1]
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    23.082 r  adc1/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.514    23.596    adc1/filter2/m_filter1/s1_1/CO[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.310    23.906 r  adc1/filter2/m_filter1/s1_1/d_acc0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    23.906    adc1/filter2/avg_binning1/S[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.456 r  adc1/filter2/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.456    adc1/filter2/avg_binning1/d_acc0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  adc1/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.570    adc1/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.684 r  adc1/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.684    adc1/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.798 r  adc1/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.798    adc1/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.132 r  adc1/filter2/avg_binning1/d_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000    25.132    adc1/filter2/avg_binning1/d_acc0_carry__3_n_6
    SLICE_X39Y36         FDRE                                         r  adc1/filter2/avg_binning1/d_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc1/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  adc1/filter2/avg_binning1/d_acc_reg[17]/C
                         clock pessimism              0.395    24.042    
                         clock uncertainty           -0.039    24.003    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    24.065    adc1/filter2/avg_binning1/d_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         24.065    
                         arrival time                         -25.132    
  -------------------------------------------------------------------
                         slack                                 -1.067    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 adc1/filter2/m_filter1/d_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter2/avg_binning1/d_acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.590ns  (logic 6.953ns (41.911%)  route 9.637ns (58.089%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.552     8.521    adc1/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  adc1/filter2/m_filter1/d_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.456     8.977 r  adc1/filter2/m_filter1/d_reg[1][10]/Q
                         net (fo=10, routed)          1.183    10.160    adc1/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__14_0[10]
    SLICE_X30Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.284 r  adc1/filter2/m_filter1/s1_0/dout_01_carry__0_i_5__10/O
                         net (fo=1, routed)           0.000    10.284    adc1/filter2/m_filter1/s1_0/dout_01_carry__0_i_5__10_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.858 r  adc1/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.773    11.631    adc1/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.310    11.941 r  adc1/filter2/m_filter1/s1_0/dout_01_carry_i_14__9/O
                         net (fo=7, routed)           0.673    12.614    adc1/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X28Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.738 r  adc1/filter2/m_filter1/s1_0/dout_01_carry_i_2__11/O
                         net (fo=1, routed)           0.605    13.343    adc1/filter2/m_filter1/s2_0/DI[2]
    SLICE_X29Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.741 r  adc1/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.741    adc1/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.969 r  adc1/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.918    14.886    adc1/filter2/m_filter1/s1_0/dout_01_carry__0_i_12__7[0]
    SLICE_X35Y30         LUT5 (Prop_lut5_I4_O)        0.313    15.199 r  adc1/filter2/m_filter1/s1_0/dout_01_carry_i_13__7/O
                         net (fo=5, routed)           0.962    16.162    adc1/filter2/m_filter1/s1_0/d_reg[0][4]
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124    16.286 r  adc1/filter2/m_filter1/s1_0/dout_01_carry_i_6__12/O
                         net (fo=1, routed)           0.000    16.286    adc1/filter2/m_filter1/s3_1/dout_01_carry__0_1[2]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.684 r  adc1/filter2/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.684    adc1/filter2/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.912 r  adc1/filter2/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          0.684    17.596    adc1/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__0_3[0]
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.313    17.909 f  adc1/filter2/m_filter1/s1_1/dout_01_carry_i_19__5/O
                         net (fo=3, routed)           0.438    18.347    adc1/filter2/m_filter1/s1_1/dout_01_carry_i_19__5_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.471 r  adc1/filter2/m_filter1/s1_1/dout_01_carry_i_4__15/O
                         net (fo=1, routed)           0.568    19.039    adc1/filter2/m_filter1/s4_0/dout_01_carry__0_0[0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.565 r  adc1/filter2/m_filter1/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    19.565    adc1/filter2/m_filter1/s4_0/dout_01_carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.793 f  adc1/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.907    20.700    adc1/filter2/m_filter1/s1_1/d_acc_reg[3]_0[0]
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.313    21.013 f  adc1/filter2/m_filter1/s1_1/dout_01_carry__0_i_18__6/O
                         net (fo=2, routed)           0.890    21.903    adc1/filter2/m_filter1/s1_1/dout_01_carry__0_i_18__6_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.027 r  adc1/filter2/m_filter1/s1_1/dout_01_carry__0_i_2__16/O
                         net (fo=1, routed)           0.522    22.549    adc1/filter2/m_filter1/s5/d_acc0_carry__2_i_3__0[1]
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    23.082 r  adc1/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.514    23.596    adc1/filter2/m_filter1/s1_1/CO[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.310    23.906 r  adc1/filter2/m_filter1/s1_1/d_acc0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    23.906    adc1/filter2/avg_binning1/S[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.456 r  adc1/filter2/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.456    adc1/filter2/avg_binning1/d_acc0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  adc1/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.570    adc1/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.684 r  adc1/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.684    adc1/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.798 r  adc1/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.798    adc1/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.111 r  adc1/filter2/avg_binning1/d_acc0_carry__3/O[3]
                         net (fo=1, routed)           0.000    25.111    adc1/filter2/avg_binning1/d_acc0_carry__3_n_4
    SLICE_X39Y36         FDRE                                         r  adc1/filter2/avg_binning1/d_acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc1/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  adc1/filter2/avg_binning1/d_acc_reg[19]/C
                         clock pessimism              0.395    24.042    
                         clock uncertainty           -0.039    24.003    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    24.065    adc1/filter2/avg_binning1/d_acc_reg[19]
  -------------------------------------------------------------------
                         required time                         24.065    
                         arrival time                         -25.111    
  -------------------------------------------------------------------
                         slack                                 -1.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.175%)  route 0.311ns (68.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.582     2.603    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  slave_fifo/rx_buf_dd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     2.744 r  slave_fifo/rx_buf_dd_reg[6]/Q
                         net (fo=1, routed)           0.311     3.056    slave_fifo/rx_buf_dd[6]
    RAMB36_X2Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.867     3.453    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X2Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.655    
    RAMB36_X2Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[6])
                                                      0.296     2.951    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.845%)  route 0.316ns (69.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.581     2.602    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  slave_fifo/rx_buf_dd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     2.743 r  slave_fifo/rx_buf_dd_reg[14]/Q
                         net (fo=1, routed)           0.316     3.059    slave_fifo/rx_buf_dd[14]
    RAMB36_X2Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.867     3.453    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X2Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.655    
    RAMB36_X2Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     2.951    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/genblk1[2].adc_data_inst/R
                            (rising edge-triggered cell IDDR clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.532%)  route 0.390ns (73.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.596     2.617    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     2.758 r  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         0.390     3.149    adc2/rst
    ILOGIC_X1Y49         IDDR                                         r  adc2/genblk1[2].adc_data_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.861     3.446    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y49         IDDR                                         r  adc2/genblk1[2].adc_data_inst/C
                         clock pessimism             -0.798     2.648    
    ILOGIC_X1Y49         IDDR (Hold_iddr_C_R)         0.361     3.009    adc2/genblk1[2].adc_data_inst
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.824%)  route 0.348ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.581     2.602    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  slave_fifo/rx_buf_dd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     2.743 r  slave_fifo/rx_buf_dd_reg[2]/Q
                         net (fo=1, routed)           0.348     3.091    slave_fifo/rx_buf_dd[2]
    RAMB36_X2Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.867     3.453    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X2Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.655    
    RAMB36_X2Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.296     2.951    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/core_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.562     2.583    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  poten_i2c/byte_controller/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     2.724 r  poten_i2c/byte_controller/dcnt_reg[1]/Q
                         net (fo=5, routed)           0.068     2.793    poten_i2c/byte_controller/bit_controller/core_cmd_reg[3][1]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.838 r  poten_i2c/byte_controller/bit_controller/core_cmd[3]_i_2/O
                         net (fo=1, routed)           0.000     2.838    poten_i2c/byte_controller/bit_controller_n_7
    SLICE_X48Y35         FDRE                                         r  poten_i2c/byte_controller/core_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.831     3.416    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  poten_i2c/byte_controller/core_cmd_reg[3]/C
                         clock pessimism             -0.820     2.596    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.092     2.688    poten_i2c/byte_controller/core_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.560     2.581    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     2.722 r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[10]/Q
                         net (fo=4, routed)           0.099     2.821    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[10]
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.866 r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state[11]_i_1/O
                         net (fo=1, routed)           0.000     2.866    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state[11]_i_1_n_0
    SLICE_X46Y35         FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.829     3.414    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[11]/C
                         clock pessimism             -0.820     2.594    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.120     2.714    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/dSDA_reg/C
                            (rising edge-triggered cell FDSE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/sto_condition_reg/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.559     2.580    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X42Y36         FDSE                                         r  poten_i2c/byte_controller/bit_controller/dSDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDSE (Prop_fdse_C_Q)         0.164     2.744 f  poten_i2c/byte_controller/bit_controller/dSDA_reg/Q
                         net (fo=1, routed)           0.049     2.793    poten_i2c/byte_controller/bit_controller/dSDA
    SLICE_X43Y36         LUT4 (Prop_lut4_I0_O)        0.045     2.838 r  poten_i2c/byte_controller/bit_controller/sto_condition_i_1/O
                         net (fo=1, routed)           0.000     2.838    poten_i2c/byte_controller/bit_controller/sto_condition
    SLICE_X43Y36         FDRE                                         r  poten_i2c/byte_controller/bit_controller/sto_condition_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.828     3.413    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  poten_i2c/byte_controller/bit_controller/sto_condition_reg/C
                         clock pessimism             -0.820     2.593    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.092     2.685    poten_i2c/byte_controller/bit_controller/sto_condition_reg
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/fSCL_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.561     2.582    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X42Y38         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSCL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.164     2.746 r  poten_i2c/byte_controller/bit_controller/fSCL_reg[2]/Q
                         net (fo=1, routed)           0.051     2.797    poten_i2c/byte_controller/bit_controller/fSCL_reg_n_0_[2]
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.842 r  poten_i2c/byte_controller/bit_controller/sSCL_i_1/O
                         net (fo=1, routed)           0.000     2.842    poten_i2c/byte_controller/bit_controller/sSCL_i_1_n_0
    SLICE_X43Y38         FDRE                                         r  poten_i2c/byte_controller/bit_controller/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.831     3.416    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  poten_i2c/byte_controller/bit_controller/sSCL_reg/C
                         clock pessimism             -0.821     2.595    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.091     2.686    poten_i2c/byte_controller/bit_controller/sSCL_reg
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 poten_i2c/core_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.560     2.581    poten_i2c/ifclk_out_OBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  poten_i2c/core_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.722 f  poten_i2c/core_en_reg/Q
                         net (fo=8, routed)           0.110     2.833    poten_i2c/byte_controller/bit_controller/core_en
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.878 r  poten_i2c/byte_controller/bit_controller/clk_en_i_1/O
                         net (fo=1, routed)           0.000     2.878    poten_i2c/byte_controller/bit_controller/cnt1
    SLICE_X42Y37         FDRE                                         r  poten_i2c/byte_controller/bit_controller/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.829     3.414    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  poten_i2c/byte_controller/bit_controller/clk_en_reg/C
                         clock pessimism             -0.820     2.594    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     2.714    poten_i2c/byte_controller/bit_controller/clk_en_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 packetizer_inst/FSM_onehot_main_state_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            packetizer_inst/FSM_onehot_main_state_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF fall@7.813ns - ifclk_out_OBUF fall@7.813ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.022%)  route 0.110ns (42.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns = ( 11.223 - 7.813 ) 
    Source Clock Delay      (SCD):    2.577ns = ( 10.390 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.556    10.390    packetizer_inst/ifclk_out_OBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  packetizer_inst/FSM_onehot_main_state_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.146    10.536 r  packetizer_inst/FSM_onehot_main_state_reg[10]/Q
                         net (fo=2, routed)           0.110    10.646    packetizer_inst/FSM_onehot_main_state_reg_n_0_[10]
    SLICE_X53Y28         FDRE                                         r  packetizer_inst/FSM_onehot_main_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     8.231 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     8.920    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.949 f  clock_buf/O
                         net (fo=1, routed)           0.822     9.771    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     9.824 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546    10.369    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.398 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.825    11.223    packetizer_inst/ifclk_out_OBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  packetizer_inst/FSM_onehot_main_state_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.819    10.404    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.077    10.481    packetizer_inst/FSM_onehot_main_state_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.481    
                         arrival time                          10.646    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ifclk_out_OBUF
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X2Y4     slave_fifo/fifo_arrival/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X2Y4     slave_fifo/fifo_arrival/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y4     trigger/FIFO36E1_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y4     trigger/FIFO36E1_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y5     slave_fifo/fifo_departure/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y5     slave_fifo/fifo_departure/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   ifclk_out_OBUF_BUFG_inst/I
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X0Y58    adc1/genblk1[5].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X0Y55    adc1/genblk1[6].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X0Y56    adc1/genblk1[7].adc_data_inst/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X44Y35    poten_i2c/byte_controller/bit_controller/scl_oen_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X44Y35    poten_i2c/byte_controller/bit_controller/sda_oen_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X42Y37    poten_i2c/byte_controller/bit_controller/slave_wait_reg_inv/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X59Y24    slave_fifo/rx_buf_d_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X59Y24    slave_fifo/rx_buf_d_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X59Y24    slave_fifo/rx_buf_d_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X59Y24    slave_fifo/rx_buf_d_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X48Y34    poten_i2c/byte_controller/core_txd_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X59Y24    slave_fifo/rx_buf_d_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X59Y24    slave_fifo/rx_buf_d_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X54Y17    packetizer_inst/seq_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X54Y17    packetizer_inst/seq_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X54Y17    packetizer_inst/seq_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X54Y17    packetizer_inst/seq_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X30Y28    adc1/filter2/m_filter1/d_reg[1][2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X30Y28    adc1/filter2/m_filter1/d_reg[1][3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X32Y28    adc1/filter2/m_filter1/d_reg[1][4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X32Y28    adc1/filter2/m_filter1/d_reg[1][5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X32Y28    adc1/filter2/m_filter1/d_reg[1][6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X32Y28    adc1/filter2/m_filter1/d_reg[1][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ifclk_out_OBUF
  To Clock:  ifclk_out_OBUF

Setup :            0  Failing Endpoints,  Worst Slack        1.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (recovery check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.813ns  (ifclk_out_OBUF fall@7.813ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.580ns (16.819%)  route 2.869ns (83.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns = ( 15.870 - 7.813 ) 
    Source Clock Delay      (SCD):    8.608ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.639     8.608    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     9.064 f  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         1.722    10.785    trigger/rst
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.909 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           1.147    12.056    slave_fifo/fifo_rst_internal
    RAMB36_X1Y5          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.477    15.870    slave_fifo/RDCLK0
    RAMB36_X1Y5          FIFO36E1                                     r  slave_fifo/fifo_departure/RDCLK  (IS_INVERTED)
                         clock pessimism              0.467    16.338    
                         clock uncertainty           -0.039    16.298    
    RAMB36_X1Y5          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.930    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (recovery check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.580ns (17.295%)  route 2.774ns (82.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.052ns = ( 23.677 - 15.625 ) 
    Source Clock Delay      (SCD):    8.608ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.639     8.608    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     9.064 f  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         1.812    10.875    trigger/rst
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.999 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=2, routed)           0.962    11.961    trigger/fifo_rst_internal_0
    RAMB36_X1Y4          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.471    23.677    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X1Y4          FIFO36E1                                     r  trigger/FIFO36E1_inst/RDCLK
                         clock pessimism              0.467    24.144    
                         clock uncertainty           -0.039    24.105    
    RAMB36_X1Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.737    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         21.737    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.890ns  (required time - arrival time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (recovery check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.580ns (17.896%)  route 2.661ns (82.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 23.679 - 15.625 ) 
    Source Clock Delay      (SCD):    8.608ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.639     8.608    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     9.064 f  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         1.722    10.785    trigger/rst
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.909 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.939    11.849    slave_fifo/fifo_rst_internal
    RAMB36_X2Y4          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.473    23.679    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X2Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/RDCLK
                         clock pessimism              0.467    24.146    
                         clock uncertainty           -0.039    24.107    
    RAMB36_X2Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.739    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         21.739    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  9.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.226ns  (arrival time - required time)
  Source:                 trigger/rst_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (removal check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.100%)  route 0.527ns (73.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.558     2.579    trigger/ifclk_out_OBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  trigger/rst_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     2.720 f  trigger/rst_dd_reg/Q
                         net (fo=4, routed)           0.137     2.858    trigger/rst_dd
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.903 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.389     3.292    slave_fifo/fifo_rst_internal
    RAMB36_X2Y4          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.867     3.453    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X2Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.655    
    RAMB36_X2Y4          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.066    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 slave_fifo/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (removal check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.219%)  route 0.582ns (75.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.558     2.579    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  slave_fifo/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     2.720 f  slave_fifo/rst_3d_reg/Q
                         net (fo=4, routed)           0.168     2.888    trigger/rst_3d
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.933 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=2, routed)           0.414     3.347    trigger/fifo_rst_internal_0
    RAMB36_X1Y4          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.866     3.452    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X1Y4          FIFO36E1                                     r  trigger/FIFO36E1_inst/WRCLK
                         clock pessimism             -0.798     2.654    
    RAMB36_X1Y4          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.065    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 trigger/rst_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (removal check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.321%)  route 0.647ns (77.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.558     2.579    trigger/ifclk_out_OBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  trigger/rst_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     2.720 f  trigger/rst_dd_reg/Q
                         net (fo=4, routed)           0.137     2.858    trigger/rst_dd
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.903 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.510     3.413    slave_fifo/fifo_rst_internal
    RAMB36_X1Y5          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.863     3.449    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y5          FIFO36E1                                     r  slave_fifo/fifo_departure/WRCLK
                         clock pessimism             -0.798     2.651    
    RAMB36_X1Y5          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.062    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.351    





