diff --git a/arch/arm/boot/dts/stm32mp15-pinctrl-z.dtsi b/arch/arm/boot/dts/stm32mp15-pinctrl-z.dtsi
new file mode 100644
index 000000000000..fb3556b22c40
--- /dev/null
+++ b/arch/arm/boot/dts/stm32mp15-pinctrl-z.dtsi
@@ -0,0 +1,87 @@
+// SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
+/*
+ * Copyright (C) 2021 Lothar Wa√ümann <LW@KARO-electronics.de>
+ */
+
+/ {
+	pinctrl_z: pin-controller-z@54004000 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "st,stm32mp157-z-pinctrl";
+		ranges = <0 0x54004000 0x400>;
+		pins-are-numbered;
+		interrupt-parent = <&exti>;
+		st,syscfg = <&exti 0x60 0xff>;
+		hwlocks = <&hsem 0 1>;
+
+		gpioz: gpio@54004000 {
+			gpio-controller;
+			#gpio-cells = <2>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+			reg = <0 0x400>;
+			clocks = <&scmi_clk CK_SCMI_GPIOZ>;
+			st,bank-name = "GPIOZ";
+			st,bank-ioport = <11>;
+			ngpios = <8>;
+			gpio-ranges = <&pinctrl_z 0 400 8>;
+		};
+	};
+};
+
+&pinctrl_z {
+	i2c2_pins_b2: i2c2-0 {
+		pins {
+			pinmux = <STM32_PINMUX('Z', 0, AF3)>; /* I2C2_SCL */
+			bias-disable;
+			drive-open-drain;
+			slew-rate = <0>;
+		};
+	};
+
+	i2c2_sleep_pins_b2: i2c2-sleep-0 {
+		pins {
+			pinmux = <STM32_PINMUX('Z', 0, ANALOG)>; /* I2C2_SCL */
+		};
+	};
+
+	i2c4_pins_a: i2c4-0 {
+		pins {
+			pinmux = <STM32_PINMUX('Z', 4, AF6)>, /* I2C4_SCL */
+				 <STM32_PINMUX('Z', 5, AF6)>; /* I2C4_SDA */
+			bias-disable;
+			drive-open-drain;
+			slew-rate = <0>;
+		};
+	};
+
+	i2c4_sleep_pins_a: i2c4-sleep-0 {
+		pins {
+			pinmux = <STM32_PINMUX('Z', 4, ANALOG)>, /* I2C4_SCL */
+				 <STM32_PINMUX('Z', 5, ANALOG)>; /* I2C4_SDA */
+		};
+	};
+
+	spi1_pins_a: spi1-0 {
+		pins1 {
+			pinmux = <STM32_PINMUX('Z', 0, AF5)>, /* SPI1_SCK */
+				 <STM32_PINMUX('Z', 2, AF5)>; /* SPI1_MOSI */
+			bias-disable;
+			drive-push-pull;
+			slew-rate = <1>;
+		};
+
+		pins2 {
+			pinmux = <STM32_PINMUX('Z', 1, AF5)>; /* SPI1_MISO */
+			bias-disable;
+		};
+	};
+
+	spi1_sleep_pins_a: spi1-sleep-0 {
+		pins {
+			pinmux = <STM32_PINMUX('Z', 0, ANALOG)>, /* SPI1_SCK */
+				 <STM32_PINMUX('Z', 1, ANALOG)>, /* SPI1_MISO */
+				 <STM32_PINMUX('Z', 2, ANALOG)>; /* SPI1_MOSI */
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
index d2f2cc8f3677..5d8d16bb2924 100644
--- a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
+++ b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
@@ -2191,77 +2191,3 @@
 		};
 	};
 };
-
-&pinctrl_z {
-	i2c2_pins_b2: i2c2-0 {
-		pins {
-			pinmux = <STM32_PINMUX('Z', 0, AF3)>; /* I2C2_SCL */
-			bias-disable;
-			drive-open-drain;
-			slew-rate = <0>;
-		};
-	};
-
-	i2c2_sleep_pins_b2: i2c2-sleep-0 {
-		pins {
-			pinmux = <STM32_PINMUX('Z', 0, ANALOG)>; /* I2C2_SCL */
-		};
-	};
-
-	i2c4_pins_a: i2c4-0 {
-		pins {
-			pinmux = <STM32_PINMUX('Z', 4, AF6)>, /* I2C4_SCL */
-				 <STM32_PINMUX('Z', 5, AF6)>; /* I2C4_SDA */
-			bias-disable;
-			drive-open-drain;
-			slew-rate = <0>;
-		};
-	};
-
-	i2c4_sleep_pins_a: i2c4-sleep-0 {
-		pins {
-			pinmux = <STM32_PINMUX('Z', 4, ANALOG)>, /* I2C4_SCL */
-				 <STM32_PINMUX('Z', 5, ANALOG)>; /* I2C4_SDA */
-		};
-	};
-
-	i2c6_pins_a: i2c6-0 {
-		pins {
-			pinmux = <STM32_PINMUX('Z', 6, AF2)>, /* I2C6_SCL */
-				 <STM32_PINMUX('Z', 7, AF2)>; /* I2C6_SDA */
-			bias-disable;
-			drive-open-drain;
-			slew-rate = <0>;
-		};
-	};
-
-	i2c6_sleep_pins_a: i2c6-sleep-0 {
-		pins {
-			pinmux = <STM32_PINMUX('Z', 6, ANALOG)>, /* I2C6_SCL */
-				 <STM32_PINMUX('Z', 7, ANALOG)>; /* I2C6_SDA */
-		};
-	};
-
-	spi1_pins_a: spi1-0 {
-		pins1 {
-			pinmux = <STM32_PINMUX('Z', 0, AF5)>, /* SPI1_SCK */
-				 <STM32_PINMUX('Z', 2, AF5)>; /* SPI1_MOSI */
-			bias-disable;
-			drive-push-pull;
-			slew-rate = <1>;
-		};
-
-		pins2 {
-			pinmux = <STM32_PINMUX('Z', 1, AF5)>; /* SPI1_MISO */
-			bias-disable;
-		};
-	};
-
-	spi1_sleep_pins_a: spi1-sleep-0 {
-		pins {
-			pinmux = <STM32_PINMUX('Z', 0, ANALOG)>, /* SPI1_SCK */
-				 <STM32_PINMUX('Z', 1, ANALOG)>, /* SPI1_MISO */
-				 <STM32_PINMUX('Z', 2, ANALOG)>; /* SPI1_MOSI */
-		};
-	};
-};
diff --git a/arch/arm/boot/dts/stm32mp151.dtsi b/arch/arm/boot/dts/stm32mp151.dtsi
index 13487d91d57d..0f24737930b7 100644
--- a/arch/arm/boot/dts/stm32mp151.dtsi
+++ b/arch/arm/boot/dts/stm32mp151.dtsi
@@ -1966,29 +1966,6 @@
 				status = "disabled";
 			};
 		};
-
-		pinctrl_z: pin-controller-z@54004000 {
-			#address-cells = <1>;
-			#size-cells = <1>;
-			compatible = "st,stm32mp157-z-pinctrl";
-			ranges = <0 0x54004000 0x400>;
-			pins-are-numbered;
-			interrupt-parent = <&exti>;
-			st,syscfg = <&exti 0x60 0xff>;
-			hwlocks = <&hsem 0 1>;
-
-			gpioz: gpio@54004000 {
-				gpio-controller;
-				#gpio-cells = <2>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-				reg = <0 0x400>;
-				clocks = <&scmi_clk CK_SCMI_GPIOZ>;
-				st,bank-name = "GPIOZ";
-				st,bank-ioport = <11>;
-				status = "disabled";
-			};
-		};
 	};
 
 	mlahb: ahb {
diff --git a/arch/arm/boot/dts/stm32mp15xxaa-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp15xxaa-pinctrl.dtsi
index 04f7a43ad66f..7f91c8601f14 100644
--- a/arch/arm/boot/dts/stm32mp15xxaa-pinctrl.dtsi
+++ b/arch/arm/boot/dts/stm32mp15xxaa-pinctrl.dtsi
@@ -4,6 +4,8 @@
  * Author: Alexandre Torgue <alexandre.torgue@st.com> for STMicroelectronics.
  */
 
+#include "stm32mp15-pinctrl-z.dtsi"
+
 &pinctrl {
 	st,package = <STM32MP_PKG_AA>;
 
@@ -76,10 +78,4 @@
 
 &pinctrl_z {
 	st,package = <STM32MP_PKG_AA>;
-
-	gpioz: gpio@54004000 {
-		status = "okay";
-		ngpios = <8>;
-		gpio-ranges = <&pinctrl_z 0 400 8>;
-	};
 };
diff --git a/arch/arm/boot/dts/stm32mp15xxac-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp15xxac-pinctrl.dtsi
index 7eaa245f44db..06fdebf4bc5e 100644
--- a/arch/arm/boot/dts/stm32mp15xxac-pinctrl.dtsi
+++ b/arch/arm/boot/dts/stm32mp15xxac-pinctrl.dtsi
@@ -4,6 +4,8 @@
  * Author: Alexandre Torgue <alexandre.torgue@st.com> for STMicroelectronics.
  */
 
+#include "stm32mp15-pinctrl-z.dtsi"
+
 &pinctrl {
 	st,package = <STM32MP_PKG_AC>;
 
@@ -64,10 +66,4 @@
 
 &pinctrl_z {
 	st,package = <STM32MP_PKG_AC>;
-
-	gpioz: gpio@54004000 {
-		status = "okay";
-		ngpios = <8>;
-		gpio-ranges = <&pinctrl_z 0 400 8>;
-	};
 };
