$date
	Sat Oct 22 23:20:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#743580
b110 !
1"
#743582
b110 &
b110 %
1$
#743583
0"
#743586
b11 &
b11 %
#743590
b1010 &
b1010 %
#743594
b101 &
b101 %
#743598
b10000 &
b10000 %
#743602
b1000 &
b1000 %
#743606
b100 &
b100 %
#743610
b10 &
b10 %
#743614
b1 &
1#
b1 %
#743618
b0 &
b0 %
0#
0$
#1770315
b10111 !
1"
#1770318
b10111 &
b10111 %
1$
#1770319
0"
#1770322
b1000110 &
b1000110 %
#1770326
b100011 &
b100011 %
#1770330
b1101010 &
b1101010 %
#1770334
b110101 &
b110101 %
#1770338
b10100000 &
b10100000 %
#1770342
b1010000 &
b1010000 %
#1770346
b101000 &
b101000 %
#1770350
b10100 &
b10100 %
#1770354
b1010 &
b1010 %
#1770358
b101 &
b101 %
#1770362
b10000 &
b10000 %
#1770366
b1000 &
b1000 %
#1770370
b100 &
b100 %
#1770374
b10 &
b10 %
#1770378
b1 &
b1 %
1#
#1770382
b0 &
0#
b0 %
0$
#2708576
b1010 !
1"
#2708578
b1010 &
b1010 %
1$
#2708579
0"
#2708582
b101 &
b101 %
#2708586
b10000 &
b10000 %
#2708590
b1000 &
b1000 %
#2708594
b100 &
b100 %
#2708598
b10 &
b10 %
#2708602
b1 &
b1 %
1#
#2708606
b0 &
0#
b0 %
0$
#4500012
