#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul 16 10:30:20 2020
# Process ID: 25716
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {-68 84} [get_bd_ports CLK]
close [ open /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/MAXIS_WriteData.v w ]
add_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/MAXIS_WriteData.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets En_1] [get_bd_nets AXI_En_1] [get_bd_intf_nets sample_generator_0_M_AXIS] [get_bd_nets FrameSize_1] [get_bd_cells sample_generator_0]
delete_bd_objs [get_bd_ports AXI_En]
delete_bd_objs [get_bd_ports En]
delete_bd_objs [get_bd_ports FrameSize]
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_S2MM
set_property -dict [list CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]] CONFIG.HAS_TKEEP [get_property CONFIG.HAS_TKEEP [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]] CONFIG.HAS_TLAST [get_property CONFIG.HAS_TLAST [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]]] [get_bd_intf_ports S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_ports S_AXIS_S2MM]
endgroup
save_bd_design
delete_bd_objs [get_bd_intf_nets S_AXIS_S2MM_1] [get_bd_intf_ports S_AXIS_S2MM]
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 SEND2MMAP_AXIS
set_property -dict [list CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]] CONFIG.HAS_TKEEP [get_property CONFIG.HAS_TKEEP [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]] CONFIG.HAS_TLAST [get_property CONFIG.HAS_TLAST [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]]] [get_bd_intf_ports SEND2MMAP_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_ports SEND2MMAP_AXIS]
endgroup
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_port -dir O -type rst RST
delete_bd_objs [get_bd_ports RST]
startgroup
create_bd_port -dir O -from 0 -to 0 -type rst RST
connect_bd_net [get_bd_pins /rst_ps8_0_100M/peripheral_aresetn] [get_bd_ports RST]
endgroup
undo
create_bd_port -dir O -type rst RST
regenerate_bd_layout -routing
connect_bd_net [get_bd_ports RST] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
set_property location {-112 51} [get_bd_ports RST]
undo
undo
set_property location {-27 56} [get_bd_ports RST]
connect_bd_net [get_bd_ports RST] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
set_property location {-11 42} [get_bd_ports RST]
save_bd_design
validate_bd_design
set_property location {-76 53} [get_bd_ports RST]
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property range 16M [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_dma_0_Reg}]
set_property range 64K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_dma_0_Reg}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets SEND2MMAP_AXIS_1]
undo
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
regenerate_bd_layout -routing
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
