
---------- Begin Simulation Statistics ----------
final_tick                                82983207500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 395080                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686608                       # Number of bytes of host memory used
host_op_rate                                   400276                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   253.11                       # Real time elapsed on the host
host_tick_rate                              327850080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082983                       # Number of seconds simulated
sim_ticks                                 82983207500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.650951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2781270                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2791012                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159276                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4419125                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                394                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             601                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              207                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5458002                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120620                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          187                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.659664                       # CPI: cycles per instruction
system.cpu.discardedOps                        414849                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36947033                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48234309                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12296401                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34972801                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.602532                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165966415                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       130993614                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        77284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        162856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          514                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       838305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1676991                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            281                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25154                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        54735                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22523                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60444                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60444                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25154                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       248454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 248454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35925248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35925248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             85598                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   85598    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               85598                       # Request fanout histogram
system.membus.respLayer1.occupancy         1489265500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1062697500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            493447                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       829087                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          343                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           86411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           345240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          345240                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           470                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       492977                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2514395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2515678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       208128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    412817664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              413025792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           77537                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14012160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           916224                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000871                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029573                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 915428     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    794      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             916224                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3937275500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3771983486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2115998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  121                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               752952                       # number of demand (read+write) hits
system.l2.demand_hits::total                   753073                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 121                       # number of overall hits
system.l2.overall_hits::.cpu.data              752952                       # number of overall hits
system.l2.overall_hits::total                  753073                       # number of overall hits
system.l2.demand_misses::.cpu.inst                349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              85265                       # number of demand (read+write) misses
system.l2.demand_misses::total                  85614                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               349                       # number of overall misses
system.l2.overall_misses::.cpu.data             85265                       # number of overall misses
system.l2.overall_misses::total                 85614                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33981500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10183395000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10217376500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33981500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10183395000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10217376500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           838217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               838687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          838217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              838687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.742553                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.101722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102081                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.742553                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.101722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102081                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97368.194842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119432.299302                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119342.356390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97368.194842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119432.299302                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119342.356390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               54735                       # number of writebacks
system.l2.writebacks::total                     54735                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         85251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             85598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        85251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            85598                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30481000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9329649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9360130000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30481000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9329649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9360130000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.738298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.101705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102062                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.738298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.101705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102062                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87841.498559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 109437.414224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109349.867988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87841.498559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 109437.414224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109349.867988                       # average overall mshr miss latency
system.l2.replacements                          77537                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       774352                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           774352                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       774352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       774352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          302                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              302                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          302                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          302                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            284796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                284796                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           60444                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60444                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7615635500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7615635500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        345240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            345240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.175078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.175078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125994.896102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125994.896102                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        60444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7011195500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7011195500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.175078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.175078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115994.896102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115994.896102                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33981500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33981500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.742553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.742553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97368.194842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97368.194842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30481000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30481000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.738298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.738298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87841.498559                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87841.498559                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        468156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            468156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2567759500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2567759500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       492977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        492977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.050349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103451.089803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103451.089803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2318453500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2318453500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.050321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93459.648486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93459.648486                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7973.363847                       # Cycle average of tags in use
system.l2.tags.total_refs                     1676459                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     85729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.555331                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.939613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        39.198929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7900.225305                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973311                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5716                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13497545                       # Number of tag accesses
system.l2.tags.data_accesses                 13497545                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          88832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21824256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21913088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14012160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14012160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           85251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               85598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        54735                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              54735                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1070482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         262996053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             264066534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1070482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1070482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168855368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168855368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168855368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1070482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        262996053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            432921902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    218940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    340881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.053382106500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13022                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13022                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              479294                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             206190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       85598                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      54735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    342392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   218940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13668                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13558667000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1711345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19976210750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39614.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58364.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   304161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  189488                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                342392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               218940                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   68824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   69443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   17095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        67541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    531.759731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   420.753558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.494725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2210      3.27%      3.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2259      3.34%      6.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31317     46.37%     52.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1387      2.05%     55.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5839      8.65%     63.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1774      2.63%     66.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3196      4.73%     71.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          412      0.61%     71.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19147     28.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        67541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.283904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.123741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.573611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         13008     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13022                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.811934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.732357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.736688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10502     80.65%     80.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      0.35%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               64      0.49%     81.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.36%     81.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2090     16.05%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               79      0.61%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.17%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.17%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              145      1.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13022                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21905216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14011200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21913088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14012160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       263.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    264.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82981111000                       # Total gap between requests
system.mem_ctrls.avgGap                     591315.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        88832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21816384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14011200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1070481.639312387444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 262901189.978707432747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168843798.909556478262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       341004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       218940                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54266000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  19921944750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2153217377000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39096.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58421.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9834737.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            236655300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            125781480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1211179620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          563864400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6550218480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13154419530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20788145760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42630264570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.721581                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  53874667250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2770820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26337720250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            245616000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            130536615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1232621040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          578924100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6550218480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13478711910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20515057440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42731685585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.943768                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  53161661000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2770820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27050726500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82983207500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9898240                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9898240                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9898240                       # number of overall hits
system.cpu.icache.overall_hits::total         9898240                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            470                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          470                       # number of overall misses
system.cpu.icache.overall_misses::total           470                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36795500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36795500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36795500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36795500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9898710                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9898710                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9898710                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9898710                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78288.297872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78288.297872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78288.297872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78288.297872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          343                       # number of writebacks
system.cpu.icache.writebacks::total               343                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          470                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36325500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36325500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36325500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36325500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77288.297872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77288.297872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77288.297872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77288.297872                       # average overall mshr miss latency
system.cpu.icache.replacements                    343                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9898240                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9898240                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           470                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36795500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36795500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9898710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9898710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78288.297872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78288.297872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36325500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36325500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77288.297872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77288.297872                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           125.770126                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9898710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21061.085106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   125.770126                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982579                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982579                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19797890                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19797890                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57588134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57588134                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57634139                       # number of overall hits
system.cpu.dcache.overall_hits::total        57634139                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       856751                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         856751                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       902314                       # number of overall misses
system.cpu.dcache.overall_misses::total        902314                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21860602500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21860602500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21860602500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21860602500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58444885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58444885                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58536453                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58536453                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014659                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015415                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015415                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25515.701178                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25515.701178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24227.267337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24227.267337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       774352                       # number of writebacks
system.cpu.dcache.writebacks::total            774352                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29944                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29944                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       826807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       826807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       838217                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       838217                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18530813000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18530813000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19727149500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19727149500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014320                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22412.501346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22412.501346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23534.656897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23534.656897                       # average overall mshr miss latency
system.cpu.dcache.replacements                 837961                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45141878                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45141878                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       494469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        494469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8942130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8942130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45636347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45636347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18084.308622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18084.308622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12902                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12902                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       481567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       481567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7399505500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7399505500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15365.474586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15365.474586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12446256                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12446256                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       362282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12918472500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12918472500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028284                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028284                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35658.609867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35658.609867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17042                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17042                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       345240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       345240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11131307500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11131307500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32242.230043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32242.230043                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        46005                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46005                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        45563                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        45563                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91568                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91568                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497586                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497586                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        11410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        11410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1196336500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1196336500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.124607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.124607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104849.824715                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104849.824715                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.221781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58472432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            838217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             69.758108                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.221781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117911275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117911275                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82983207500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
