Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Feb 15 12:18:40 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_4bit_timing_summary_routed.rpt -pb adder_4bit_timing_summary_routed.pb -rpx adder_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_4bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.369ns  (logic 5.457ns (44.118%)  route 6.912ns (55.882%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ci_IBUF_inst/O
                         net (fo=3, routed)           4.609     6.074    ci_IBUF
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.198 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.444     6.642    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.150     6.792 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.859     8.651    co_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.718    12.369 r  co_OBUF_inst/O
                         net (fo=0)                   0.000    12.369    co
    L2                                                                r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.140ns  (logic 5.235ns (43.120%)  route 6.905ns (56.880%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ci_IBUF_inst/O
                         net (fo=3, routed)           4.609     6.074    ci_IBUF
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.198 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.444     6.642    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.766 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.852     8.618    Y_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.140 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.140    Y[3]
    L1                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.798ns  (logic 5.220ns (44.245%)  route 6.578ns (55.755%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ci_IBUF_inst/O
                         net (fo=3, routed)           4.609     6.074    ci_IBUF
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.198 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.165     6.363    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.487 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804     8.291    Y_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.507    11.798 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.798    Y[2]
    K2                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.606ns  (logic 5.330ns (45.926%)  route 6.276ns (54.074%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ci_IBUF_inst/O
                         net (fo=3, routed)           4.609     6.074    ci_IBUF
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.152     6.226 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     7.893    Y_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         3.713    11.606 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.606    Y[1]
    J1                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.568ns  (logic 5.093ns (44.023%)  route 6.475ns (55.977%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ci_IBUF_inst/O
                         net (fo=3, routed)           4.610     6.075    ci_IBUF
    SLICE_X65Y92         LUT3 (Prop_lut3_I1_O)        0.124     6.199 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.064    Y_OBUF[0]
    J3                   OBUF (Prop_obuf_I_O)         3.503    11.568 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.568    Y[0]
    J3                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.540ns (68.213%)  route 0.718ns (31.787%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.383     0.601    B_IBUF[1]
    SLICE_X65Y92         LUT5 (Prop_lut5_I3_O)        0.049     0.650 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.984    Y_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         1.273     2.258 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.258    Y[1]
    J1                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.475ns (62.789%)  route 0.874ns (37.211%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.456     0.681    A_IBUF[0]
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.726 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.145    Y_OBUF[0]
    J3                   OBUF (Prop_obuf_I_O)         1.205     2.349 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.349    Y[0]
    J3                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.516ns (64.297%)  route 0.842ns (35.703%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.383     0.601    B_IBUF[1]
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.646 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.063     0.709    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y92         LUT3 (Prop_lut3_I0_O)        0.045     0.754 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.396     1.150    Y_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         1.208     2.357 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.357    Y[2]
    K2                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.530ns (62.049%)  route 0.936ns (37.951%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.383     0.601    B_IBUF[1]
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.646 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.146     0.792    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.837 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.407     1.244    Y_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.466 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.466    Y[3]
    L1                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.588ns (62.735%)  route 0.943ns (37.265%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.383     0.601    B_IBUF[1]
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.646 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.146     0.792    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.046     0.838 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     1.252    co_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.279     2.531 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     2.531    co
    L2                                                                r  co (OUT)
  -------------------------------------------------------------------    -------------------





