============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 09:57:23 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'isp_din', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(458)
HDL-1007 : undeclared symbol 'isp_fifo_rd', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(459)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(480)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.284534s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (75.4%)

RUN-1004 : used memory is 263 MB, reserved memory is 239 MB, peak memory is 268 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 1.0417 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 1.0417 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94270237179904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4234837753856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94270237179904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83653078024192"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 68624987455488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 17 trigger nets, 17 data nets.
KIT-1004 : Chipwatcher code = 1000101011001110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 11745/10 useful/useless nets, 10056/5 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-1032 : 11565/2 useful/useless nets, 10357/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 11549/16 useful/useless nets, 10345/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 270 better
SYN-1014 : Optimize round 2
SYN-1032 : 11386/15 useful/useless nets, 10182/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 11738/2 useful/useless nets, 10535/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48441, tnet num: 11738, tinst num: 10534, tnode num: 58590, tedge num: 78670.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11738 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 149 (3.73), #lev = 7 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 147 (3.77), #lev = 7 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 355 instances into 147 LUTs, name keeping = 77%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 240 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 88 adder to BLE ...
SYN-4008 : Packed 88 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.674227s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (60.7%)

RUN-1004 : used memory is 285 MB, reserved memory is 260 MB, peak memory is 396 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.637677s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (65.2%)

RUN-1004 : used memory is 285 MB, reserved memory is 260 MB, peak memory is 396 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sd_reader/rd_data[15] will be merged to another kept net sd_rd_data[15]
SYN-5055 WARNING: The kept net sd_reader/rd_data[14] will be merged to another kept net sd_rd_data[14]
SYN-5055 WARNING: The kept net sd_reader/rd_data[13] will be merged to another kept net sd_rd_data[13]
SYN-5055 WARNING: The kept net sd_reader/rd_data[12] will be merged to another kept net sd_rd_data[12]
SYN-5055 WARNING: The kept net sd_reader/rd_data[11] will be merged to another kept net sd_rd_data[11]
SYN-5055 WARNING: The kept net sd_reader/rd_data[10] will be merged to another kept net sd_rd_data[10]
SYN-5055 WARNING: The kept net sd_reader/rd_data[9] will be merged to another kept net sd_rd_data[9]
SYN-5055 WARNING: The kept net sd_reader/rd_data[8] will be merged to another kept net sd_rd_data[8]
SYN-5055 WARNING: The kept net sd_reader/rd_data[7] will be merged to another kept net sd_rd_data[7]
SYN-5055 WARNING: The kept net sd_reader/rd_data[6] will be merged to another kept net sd_rd_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (148 clock/control pins, 0 other pins).
SYN-4027 : Net fifo/clkr is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "sdclk_syn_6" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo/clkr as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdclk_syn_6 as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sdclk_syn_6 to drive 93 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9924 instances
RUN-0007 : 6078 luts, 2953 seqs, 492 mslices, 266 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11152 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 6600 nets have 2 pins
RUN-1001 : 3275 nets have [3 - 5] pins
RUN-1001 : 753 nets have [6 - 10] pins
RUN-1001 : 294 nets have [11 - 20] pins
RUN-1001 : 207 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1259     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     695     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |  59   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 81
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9922 instances, 6078 luts, 2953 seqs, 758 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47153, tnet num: 11150, tinst num: 9922, tnode num: 56980, tedge num: 77265.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.970585s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (72.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.71159e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9922.
PHY-3001 : Level 1 #clusters 1423.
PHY-3001 : End clustering;  0.086023s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (72.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 813919, overlap = 311
PHY-3002 : Step(2): len = 735163, overlap = 331.062
PHY-3002 : Step(3): len = 512312, overlap = 435.312
PHY-3002 : Step(4): len = 437232, overlap = 461.594
PHY-3002 : Step(5): len = 350160, overlap = 524.688
PHY-3002 : Step(6): len = 303728, overlap = 579.906
PHY-3002 : Step(7): len = 254252, overlap = 617.719
PHY-3002 : Step(8): len = 219631, overlap = 656.031
PHY-3002 : Step(9): len = 190300, overlap = 700.469
PHY-3002 : Step(10): len = 173075, overlap = 725.375
PHY-3002 : Step(11): len = 157874, overlap = 738.469
PHY-3002 : Step(12): len = 147472, overlap = 760.281
PHY-3002 : Step(13): len = 138505, overlap = 791.031
PHY-3002 : Step(14): len = 126702, overlap = 787.906
PHY-3002 : Step(15): len = 123320, overlap = 775.688
PHY-3002 : Step(16): len = 111690, overlap = 808.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.3369e-06
PHY-3002 : Step(17): len = 133403, overlap = 787.031
PHY-3002 : Step(18): len = 190820, overlap = 693.125
PHY-3002 : Step(19): len = 206214, overlap = 618.656
PHY-3002 : Step(20): len = 210732, overlap = 568.656
PHY-3002 : Step(21): len = 202599, overlap = 542.188
PHY-3002 : Step(22): len = 193106, overlap = 526.625
PHY-3002 : Step(23): len = 183500, overlap = 557.031
PHY-3002 : Step(24): len = 176652, overlap = 544.25
PHY-3002 : Step(25): len = 173703, overlap = 546.156
PHY-3002 : Step(26): len = 171730, overlap = 553.094
PHY-3002 : Step(27): len = 170266, overlap = 577.031
PHY-3002 : Step(28): len = 167638, overlap = 598.031
PHY-3002 : Step(29): len = 166143, overlap = 594.156
PHY-3002 : Step(30): len = 164585, overlap = 602.25
PHY-3002 : Step(31): len = 162911, overlap = 611.812
PHY-3002 : Step(32): len = 161239, overlap = 622.656
PHY-3002 : Step(33): len = 160208, overlap = 621.5
PHY-3002 : Step(34): len = 159528, overlap = 603.562
PHY-3002 : Step(35): len = 159079, overlap = 586.406
PHY-3002 : Step(36): len = 158940, overlap = 571
PHY-3002 : Step(37): len = 159284, overlap = 565.25
PHY-3002 : Step(38): len = 160121, overlap = 573.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.6738e-06
PHY-3002 : Step(39): len = 165975, overlap = 568.094
PHY-3002 : Step(40): len = 176500, overlap = 570.531
PHY-3002 : Step(41): len = 182960, overlap = 544.656
PHY-3002 : Step(42): len = 187586, overlap = 533
PHY-3002 : Step(43): len = 189090, overlap = 532.469
PHY-3002 : Step(44): len = 188899, overlap = 531.656
PHY-3002 : Step(45): len = 187580, overlap = 536.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.34759e-06
PHY-3002 : Step(46): len = 197188, overlap = 496.75
PHY-3002 : Step(47): len = 212828, overlap = 447.656
PHY-3002 : Step(48): len = 222862, overlap = 435.812
PHY-3002 : Step(49): len = 228199, overlap = 418.938
PHY-3002 : Step(50): len = 228955, overlap = 422.719
PHY-3002 : Step(51): len = 228324, overlap = 419.969
PHY-3002 : Step(52): len = 227448, overlap = 394.188
PHY-3002 : Step(53): len = 227352, overlap = 405.719
PHY-3002 : Step(54): len = 226957, overlap = 381.969
PHY-3002 : Step(55): len = 226337, overlap = 376.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86952e-05
PHY-3002 : Step(56): len = 239723, overlap = 349.875
PHY-3002 : Step(57): len = 254450, overlap = 287.5
PHY-3002 : Step(58): len = 265153, overlap = 276.25
PHY-3002 : Step(59): len = 271131, overlap = 286.844
PHY-3002 : Step(60): len = 273763, overlap = 284.5
PHY-3002 : Step(61): len = 274923, overlap = 266.031
PHY-3002 : Step(62): len = 273722, overlap = 268.219
PHY-3002 : Step(63): len = 272300, overlap = 271.719
PHY-3002 : Step(64): len = 271028, overlap = 267.844
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.73904e-05
PHY-3002 : Step(65): len = 285757, overlap = 248.312
PHY-3002 : Step(66): len = 300137, overlap = 211.031
PHY-3002 : Step(67): len = 307089, overlap = 200.688
PHY-3002 : Step(68): len = 310663, overlap = 208.562
PHY-3002 : Step(69): len = 313171, overlap = 201.375
PHY-3002 : Step(70): len = 313970, overlap = 196.781
PHY-3002 : Step(71): len = 312780, overlap = 197.781
PHY-3002 : Step(72): len = 312755, overlap = 200.188
PHY-3002 : Step(73): len = 312773, overlap = 196.969
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.47807e-05
PHY-3002 : Step(74): len = 326155, overlap = 197.719
PHY-3002 : Step(75): len = 337114, overlap = 152.688
PHY-3002 : Step(76): len = 340760, overlap = 138.375
PHY-3002 : Step(77): len = 342981, overlap = 133.781
PHY-3002 : Step(78): len = 344624, overlap = 128.469
PHY-3002 : Step(79): len = 345012, overlap = 127.531
PHY-3002 : Step(80): len = 343790, overlap = 117.156
PHY-3002 : Step(81): len = 344386, overlap = 117.094
PHY-3002 : Step(82): len = 346073, overlap = 120.812
PHY-3002 : Step(83): len = 346893, overlap = 125.938
PHY-3002 : Step(84): len = 345877, overlap = 130.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000149561
PHY-3002 : Step(85): len = 357277, overlap = 125.219
PHY-3002 : Step(86): len = 365415, overlap = 117.062
PHY-3002 : Step(87): len = 367481, overlap = 118.312
PHY-3002 : Step(88): len = 368988, overlap = 116.562
PHY-3002 : Step(89): len = 371108, overlap = 113.156
PHY-3002 : Step(90): len = 372382, overlap = 99.7812
PHY-3002 : Step(91): len = 371237, overlap = 98.625
PHY-3002 : Step(92): len = 371454, overlap = 96.25
PHY-3002 : Step(93): len = 372605, overlap = 91.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000299123
PHY-3002 : Step(94): len = 379759, overlap = 88.3125
PHY-3002 : Step(95): len = 385952, overlap = 81.7188
PHY-3002 : Step(96): len = 387022, overlap = 87.2812
PHY-3002 : Step(97): len = 388830, overlap = 87.5938
PHY-3002 : Step(98): len = 391766, overlap = 97.375
PHY-3002 : Step(99): len = 393702, overlap = 95.1562
PHY-3002 : Step(100): len = 391911, overlap = 88.1562
PHY-3002 : Step(101): len = 391810, overlap = 86.5
PHY-3002 : Step(102): len = 394132, overlap = 84.9688
PHY-3002 : Step(103): len = 395346, overlap = 82.9375
PHY-3002 : Step(104): len = 394538, overlap = 71.4375
PHY-3002 : Step(105): len = 394373, overlap = 69.2812
PHY-3002 : Step(106): len = 394960, overlap = 71.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000598246
PHY-3002 : Step(107): len = 400082, overlap = 72.25
PHY-3002 : Step(108): len = 403455, overlap = 76.5625
PHY-3002 : Step(109): len = 404265, overlap = 71.4375
PHY-3002 : Step(110): len = 407289, overlap = 65.0625
PHY-3002 : Step(111): len = 410931, overlap = 71.2188
PHY-3002 : Step(112): len = 412753, overlap = 70.8438
PHY-3002 : Step(113): len = 411427, overlap = 73.9688
PHY-3002 : Step(114): len = 412307, overlap = 69.5
PHY-3002 : Step(115): len = 414426, overlap = 67.125
PHY-3002 : Step(116): len = 415680, overlap = 64.5312
PHY-3002 : Step(117): len = 414594, overlap = 62.1562
PHY-3002 : Step(118): len = 414923, overlap = 62.6562
PHY-3002 : Step(119): len = 416583, overlap = 63.6875
PHY-3002 : Step(120): len = 417721, overlap = 63.7188
PHY-3002 : Step(121): len = 416875, overlap = 61.1562
PHY-3002 : Step(122): len = 416755, overlap = 58.6875
PHY-3002 : Step(123): len = 417939, overlap = 61.3438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00113601
PHY-3002 : Step(124): len = 420784, overlap = 58.8438
PHY-3002 : Step(125): len = 423348, overlap = 60.875
PHY-3002 : Step(126): len = 424143, overlap = 63.625
PHY-3002 : Step(127): len = 425605, overlap = 64.5938
PHY-3002 : Step(128): len = 427830, overlap = 60.2812
PHY-3002 : Step(129): len = 429164, overlap = 54.1875
PHY-3002 : Step(130): len = 428590, overlap = 56.4688
PHY-3002 : Step(131): len = 428719, overlap = 53.75
PHY-3002 : Step(132): len = 429814, overlap = 56.5
PHY-3002 : Step(133): len = 430695, overlap = 57.6562
PHY-3002 : Step(134): len = 430615, overlap = 58.1875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00188928
PHY-3002 : Step(135): len = 432506, overlap = 57.4688
PHY-3002 : Step(136): len = 435187, overlap = 58.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020048s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (77.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11152.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 575072, over cnt = 1296(3%), over = 7057, worst = 48
PHY-1001 : End global iterations;  0.343562s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (36.4%)

PHY-1001 : Congestion index: top1 = 77.76, top5 = 60.17, top10 = 50.68, top15 = 44.92.
PHY-3001 : End congestion estimation;  0.471744s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (39.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490244s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (82.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000212944
PHY-3002 : Step(137): len = 476659, overlap = 26.7812
PHY-3002 : Step(138): len = 477172, overlap = 23.3438
PHY-3002 : Step(139): len = 476179, overlap = 24.125
PHY-3002 : Step(140): len = 476122, overlap = 21.6875
PHY-3002 : Step(141): len = 479179, overlap = 20.2188
PHY-3002 : Step(142): len = 479063, overlap = 19.2188
PHY-3002 : Step(143): len = 478926, overlap = 17.9688
PHY-3002 : Step(144): len = 479090, overlap = 17.0625
PHY-3002 : Step(145): len = 479266, overlap = 17.125
PHY-3002 : Step(146): len = 477900, overlap = 16.6562
PHY-3002 : Step(147): len = 476100, overlap = 17.3438
PHY-3002 : Step(148): len = 474459, overlap = 17.4375
PHY-3002 : Step(149): len = 472191, overlap = 18.25
PHY-3002 : Step(150): len = 470008, overlap = 19.75
PHY-3002 : Step(151): len = 466953, overlap = 19.4688
PHY-3002 : Step(152): len = 465229, overlap = 20.6875
PHY-3002 : Step(153): len = 462657, overlap = 21.375
PHY-3002 : Step(154): len = 461210, overlap = 21.9375
PHY-3002 : Step(155): len = 460068, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000425887
PHY-3002 : Step(156): len = 463590, overlap = 20.2188
PHY-3002 : Step(157): len = 467544, overlap = 18.625
PHY-3002 : Step(158): len = 467682, overlap = 19.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000851775
PHY-3002 : Step(159): len = 473013, overlap = 18.0938
PHY-3002 : Step(160): len = 484173, overlap = 12.75
PHY-3002 : Step(161): len = 486408, overlap = 11.6875
PHY-3002 : Step(162): len = 486121, overlap = 9.875
PHY-3002 : Step(163): len = 487032, overlap = 9.3125
PHY-3002 : Step(164): len = 488412, overlap = 13.1562
PHY-3002 : Step(165): len = 487794, overlap = 13.2188
PHY-3002 : Step(166): len = 487878, overlap = 12.4375
PHY-3002 : Step(167): len = 489042, overlap = 10.6875
PHY-3002 : Step(168): len = 487666, overlap = 10.2812
PHY-3002 : Step(169): len = 485314, overlap = 8.3125
PHY-3002 : Step(170): len = 483888, overlap = 7.40625
PHY-3002 : Step(171): len = 482726, overlap = 7.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00154578
PHY-3002 : Step(172): len = 484681, overlap = 7.1875
PHY-3002 : Step(173): len = 485320, overlap = 7.625
PHY-3002 : Step(174): len = 488105, overlap = 8.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00286949
PHY-3002 : Step(175): len = 489668, overlap = 8
PHY-3002 : Step(176): len = 495041, overlap = 8.3125
PHY-3002 : Step(177): len = 500354, overlap = 8.75
PHY-3002 : Step(178): len = 502917, overlap = 8.875
PHY-3002 : Step(179): len = 503285, overlap = 8.625
PHY-3002 : Step(180): len = 505065, overlap = 10.5312
PHY-3002 : Step(181): len = 505649, overlap = 10.3438
PHY-3002 : Step(182): len = 506870, overlap = 10.5
PHY-3002 : Step(183): len = 506801, overlap = 7.9375
PHY-3002 : Step(184): len = 506979, overlap = 7.15625
PHY-3002 : Step(185): len = 507686, overlap = 6.78125
PHY-3002 : Step(186): len = 507892, overlap = 12.625
PHY-3002 : Step(187): len = 507880, overlap = 12.0312
PHY-3002 : Step(188): len = 507699, overlap = 9.8125
PHY-3002 : Step(189): len = 507507, overlap = 10.75
PHY-3002 : Step(190): len = 507125, overlap = 10.625
PHY-3002 : Step(191): len = 506260, overlap = 10.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00507418
PHY-3002 : Step(192): len = 506652, overlap = 10.4375
PHY-3002 : Step(193): len = 507863, overlap = 10.9062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 77/11152.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601712, over cnt = 1752(4%), over = 7097, worst = 36
PHY-1001 : End global iterations;  0.391415s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (55.9%)

PHY-1001 : Congestion index: top1 = 71.01, top5 = 55.79, top10 = 48.47, top15 = 44.11.
PHY-3001 : End congestion estimation;  0.531202s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (52.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.390350s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (68.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000195448
PHY-3002 : Step(194): len = 507324, overlap = 69.5
PHY-3002 : Step(195): len = 504099, overlap = 56.5938
PHY-3002 : Step(196): len = 499241, overlap = 54.3125
PHY-3002 : Step(197): len = 494324, overlap = 55.0312
PHY-3002 : Step(198): len = 489673, overlap = 53.375
PHY-3002 : Step(199): len = 486104, overlap = 51.4062
PHY-3002 : Step(200): len = 482232, overlap = 41.7188
PHY-3002 : Step(201): len = 479075, overlap = 40.25
PHY-3002 : Step(202): len = 475798, overlap = 39.1562
PHY-3002 : Step(203): len = 471969, overlap = 39
PHY-3002 : Step(204): len = 468075, overlap = 41.5312
PHY-3002 : Step(205): len = 465262, overlap = 40.4688
PHY-3002 : Step(206): len = 461965, overlap = 41.1562
PHY-3002 : Step(207): len = 459868, overlap = 43.2812
PHY-3002 : Step(208): len = 457809, overlap = 40.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000390896
PHY-3002 : Step(209): len = 460482, overlap = 40.375
PHY-3002 : Step(210): len = 464062, overlap = 37.4688
PHY-3002 : Step(211): len = 464142, overlap = 32.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000710266
PHY-3002 : Step(212): len = 468437, overlap = 32.6562
PHY-3002 : Step(213): len = 476708, overlap = 31.3125
PHY-3002 : Step(214): len = 477293, overlap = 27.4062
PHY-3002 : Step(215): len = 478206, overlap = 26.8438
PHY-3002 : Step(216): len = 479573, overlap = 27.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47153, tnet num: 11150, tinst num: 9922, tnode num: 56980, tedge num: 77265.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 222.50 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 287/11152.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 584960, over cnt = 1850(5%), over = 5730, worst = 31
PHY-1001 : End global iterations;  0.479877s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (74.9%)

PHY-1001 : Congestion index: top1 = 60.86, top5 = 48.80, top10 = 43.34, top15 = 40.06.
PHY-1001 : End incremental global routing;  0.611845s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (71.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.382466s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (73.5%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9812 has valid locations, 43 needs to be replaced
PHY-3001 : design contains 9960 instances, 6083 luts, 2986 seqs, 758 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 482864
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9343/11190.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588096, over cnt = 1850(5%), over = 5730, worst = 31
PHY-1001 : End global iterations;  0.077214s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (60.7%)

PHY-1001 : Congestion index: top1 = 60.97, top5 = 48.98, top10 = 43.48, top15 = 40.19.
PHY-3001 : End congestion estimation;  0.238878s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (72.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47300, tnet num: 11188, tinst num: 9960, tnode num: 57226, tedge num: 77483.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.219355s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (60.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(217): len = 482692, overlap = 0
PHY-3002 : Step(218): len = 482692, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9359/11190.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587960, over cnt = 1852(5%), over = 5747, worst = 31
PHY-1001 : End global iterations;  0.081045s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.6%)

PHY-1001 : Congestion index: top1 = 60.91, top5 = 48.93, top10 = 43.47, top15 = 40.19.
PHY-3001 : End congestion estimation;  0.234603s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (46.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427130s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (51.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000639033
PHY-3002 : Step(219): len = 482637, overlap = 27.3438
PHY-3002 : Step(220): len = 482852, overlap = 27.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00127807
PHY-3002 : Step(221): len = 482833, overlap = 27.2812
PHY-3002 : Step(222): len = 482904, overlap = 27.2812
PHY-3001 : Final: Len = 482904, Over = 27.2812
PHY-3001 : End incremental placement;  2.426471s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (58.6%)

OPT-1001 : Total overflow 223.12 peak overflow 2.75
OPT-1001 : End high-fanout net optimization;  3.649400s wall, 2.250000s user + 0.078125s system = 2.328125s CPU (63.8%)

OPT-1001 : Current memory(MB): used = 506, reserve = 488, peak = 510.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9350/11190.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588112, over cnt = 1835(5%), over = 5648, worst = 31
PHY-1002 : len = 609712, over cnt = 1151(3%), over = 2979, worst = 27
PHY-1002 : len = 631248, over cnt = 343(0%), over = 833, worst = 17
PHY-1002 : len = 636152, over cnt = 145(0%), over = 285, worst = 12
PHY-1002 : len = 637952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.640870s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (68.3%)

PHY-1001 : Congestion index: top1 = 51.01, top5 = 43.70, top10 = 40.21, top15 = 37.85.
OPT-1001 : End congestion update;  0.791324s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (65.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.333130s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (56.3%)

OPT-0007 : Start: WNS -3245 TNS -31573 NUM_FEPS 26
OPT-0007 : Iter 1: improved WNS -3245 TNS -31259 NUM_FEPS 25 with 24 cells processed and 868 slack improved
OPT-0007 : Iter 2: improved WNS -3245 TNS -31259 NUM_FEPS 25 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.145971s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (62.7%)

OPT-1001 : Current memory(MB): used = 506, reserve = 488, peak = 510.
OPT-1001 : End physical optimization;  5.780612s wall, 3.656250s user + 0.125000s system = 3.781250s CPU (65.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6083 LUT to BLE ...
SYN-4008 : Packed 6083 LUT and 1142 SEQ to BLE.
SYN-4003 : Packing 1844 remaining SEQ's ...
SYN-4005 : Packed 1395 SEQ with LUT/SLICE
SYN-4006 : 3667 single LUT's are left
SYN-4006 : 449 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6532/7681 primitive instances ...
PHY-3001 : End packing;  0.442198s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4481 instances
RUN-1001 : 2173 mslices, 2173 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10242 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5434 nets have 2 pins
RUN-1001 : 3400 nets have [3 - 5] pins
RUN-1001 : 847 nets have [6 - 10] pins
RUN-1001 : 300 nets have [11 - 20] pins
RUN-1001 : 245 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4479 instances, 4346 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 500548, Over = 90.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5266/10242.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 638416, over cnt = 1094(3%), over = 1678, worst = 8
PHY-1002 : len = 642224, over cnt = 711(2%), over = 1016, worst = 6
PHY-1002 : len = 649696, over cnt = 268(0%), over = 376, worst = 5
PHY-1002 : len = 653504, over cnt = 81(0%), over = 102, worst = 3
PHY-1002 : len = 655056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.750100s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (43.7%)

PHY-1001 : Congestion index: top1 = 53.43, top5 = 44.97, top10 = 41.07, top15 = 38.59.
PHY-3001 : End congestion estimation;  0.948660s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (52.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44509, tnet num: 10240, tinst num: 4479, tnode num: 52334, tedge num: 75356.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.328345s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (44.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.42873e-05
PHY-3002 : Step(223): len = 492352, overlap = 94.5
PHY-3002 : Step(224): len = 486126, overlap = 101.25
PHY-3002 : Step(225): len = 482767, overlap = 100.5
PHY-3002 : Step(226): len = 480422, overlap = 109.75
PHY-3002 : Step(227): len = 478946, overlap = 114.5
PHY-3002 : Step(228): len = 477872, overlap = 114.75
PHY-3002 : Step(229): len = 477333, overlap = 113.5
PHY-3002 : Step(230): len = 477087, overlap = 115.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000148575
PHY-3002 : Step(231): len = 483188, overlap = 101
PHY-3002 : Step(232): len = 489607, overlap = 92.25
PHY-3002 : Step(233): len = 489264, overlap = 96
PHY-3002 : Step(234): len = 489357, overlap = 95
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028222
PHY-3002 : Step(235): len = 498096, overlap = 84
PHY-3002 : Step(236): len = 505399, overlap = 74.75
PHY-3002 : Step(237): len = 508955, overlap = 71.75
PHY-3002 : Step(238): len = 508453, overlap = 72.25
PHY-3002 : Step(239): len = 507826, overlap = 66.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.959975s wall, 0.093750s user + 0.203125s system = 0.296875s CPU (30.9%)

PHY-3001 : Trial Legalized: Len = 542293
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 636/10242.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 660464, over cnt = 1468(4%), over = 2464, worst = 8
PHY-1002 : len = 669800, over cnt = 775(2%), over = 1144, worst = 6
PHY-1002 : len = 676872, over cnt = 348(0%), over = 522, worst = 6
PHY-1002 : len = 681656, over cnt = 101(0%), over = 129, worst = 4
PHY-1002 : len = 683832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.963680s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (45.4%)

PHY-1001 : Congestion index: top1 = 51.64, top5 = 45.34, top10 = 41.87, top15 = 39.61.
PHY-3001 : End congestion estimation;  1.179668s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (47.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432373s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (61.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017939
PHY-3002 : Step(240): len = 529649, overlap = 5.75
PHY-3002 : Step(241): len = 521788, overlap = 13.5
PHY-3002 : Step(242): len = 515461, overlap = 22.5
PHY-3002 : Step(243): len = 509898, overlap = 34
PHY-3002 : Step(244): len = 507159, overlap = 41.25
PHY-3002 : Step(245): len = 505537, overlap = 46
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358779
PHY-3002 : Step(246): len = 512219, overlap = 39.5
PHY-3002 : Step(247): len = 515042, overlap = 38
PHY-3002 : Step(248): len = 517376, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000717559
PHY-3002 : Step(249): len = 523322, overlap = 36.25
PHY-3002 : Step(250): len = 530875, overlap = 35.5
PHY-3002 : Step(251): len = 533781, overlap = 40.75
PHY-3002 : Step(252): len = 535360, overlap = 43.5
PHY-3002 : Step(253): len = 536333, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010336s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 548748, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027904s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.0%)

PHY-3001 : 37 instances has been re-located, deltaX = 3, deltaY = 30, maxDist = 1.
PHY-3001 : Final: Len = 549360, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44509, tnet num: 10240, tinst num: 4479, tnode num: 52334, tedge num: 75356.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2535/10242.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 679432, over cnt = 1321(3%), over = 2096, worst = 7
PHY-1002 : len = 687496, over cnt = 699(1%), over = 961, worst = 6
PHY-1002 : len = 696032, over cnt = 148(0%), over = 202, worst = 5
PHY-1002 : len = 698088, over cnt = 25(0%), over = 37, worst = 4
PHY-1002 : len = 698528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.995941s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (56.5%)

PHY-1001 : Congestion index: top1 = 49.16, top5 = 43.43, top10 = 40.23, top15 = 38.12.
PHY-1001 : End incremental global routing;  1.199229s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (61.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.419042s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (55.9%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4372 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 4488 instances, 4355 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 551806
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9398/10251.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 701352, over cnt = 28(0%), over = 28, worst = 1
PHY-1002 : len = 701400, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 701520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.283895s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (66.0%)

PHY-1001 : Congestion index: top1 = 49.18, top5 = 43.50, top10 = 40.32, top15 = 38.22.
PHY-3001 : End congestion estimation;  0.497142s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (72.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44590, tnet num: 10249, tinst num: 4488, tnode num: 52442, tedge num: 75482.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.385776s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (50.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(254): len = 550741, overlap = 0
PHY-3002 : Step(255): len = 550435, overlap = 0
PHY-3002 : Step(256): len = 550380, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9392/10251.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 699488, over cnt = 31(0%), over = 34, worst = 3
PHY-1002 : len = 699544, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 699664, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 699664, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.372823s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (58.7%)

PHY-1001 : Congestion index: top1 = 49.18, top5 = 43.43, top10 = 40.28, top15 = 38.17.
PHY-3001 : End congestion estimation;  0.571778s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (65.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426649s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (62.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00312e-05
PHY-3002 : Step(257): len = 550369, overlap = 0.25
PHY-3002 : Step(258): len = 550369, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 550424, Over = 0
PHY-3001 : End spreading;  0.026211s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.6%)

PHY-3001 : Final: Len = 550424, Over = 0
PHY-3001 : End incremental placement;  3.176872s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (57.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.059622s wall, 3.031250s user + 0.046875s system = 3.078125s CPU (60.8%)

OPT-1001 : Current memory(MB): used = 536, reserve = 520, peak = 538.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9392/10251.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 699784, over cnt = 22(0%), over = 24, worst = 3
PHY-1002 : len = 699832, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 699880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 699880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.379149s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (53.6%)

PHY-1001 : Congestion index: top1 = 49.14, top5 = 43.44, top10 = 40.27, top15 = 38.17.
OPT-1001 : End congestion update;  0.593603s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (50.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331548s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (47.1%)

OPT-0007 : Start: WNS -2999 TNS -30080 NUM_FEPS 19
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4383 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4488 instances, 4355 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 561418, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027067s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.7%)

PHY-3001 : 9 instances has been re-located, deltaX = 3, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 561480, Over = 0
PHY-3001 : End incremental legalization;  0.200239s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (39.0%)

OPT-0007 : Iter 1: improved WNS -2999 TNS -13942 NUM_FEPS 14 with 55 cells processed and 18489 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4383 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4488 instances, 4355 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 563104, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026432s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 563162, Over = 0
PHY-3001 : End incremental legalization;  0.204543s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.2%)

OPT-0007 : Iter 2: improved WNS -2949 TNS -10292 NUM_FEPS 14 with 17 cells processed and 3751 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4383 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4488 instances, 4355 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 563926, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024217s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 563960, Over = 0
PHY-3001 : End incremental legalization;  0.204927s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.5%)

OPT-0007 : Iter 3: improved WNS -2949 TNS -10292 NUM_FEPS 14 with 8 cells processed and 1100 slack improved
OPT-1001 : End path based optimization;  1.797472s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (44.3%)

OPT-1001 : Current memory(MB): used = 537, reserve = 521, peak = 539.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.330047s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (71.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9143/10251.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 712928, over cnt = 56(0%), over = 86, worst = 4
PHY-1002 : len = 713232, over cnt = 28(0%), over = 33, worst = 3
PHY-1002 : len = 713448, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 713672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.410622s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (53.3%)

PHY-1001 : Congestion index: top1 = 49.70, top5 = 43.80, top10 = 40.59, top15 = 38.44.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337437s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (60.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2949 TNS -10442 NUM_FEPS 14
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.275862
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2949ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10251 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10251 nets
OPT-1001 : End physical optimization;  9.321581s wall, 5.171875s user + 0.046875s system = 5.218750s CPU (56.0%)

RUN-1003 : finish command "place" in  29.988685s wall, 16.234375s user + 1.734375s system = 17.968750s CPU (59.9%)

RUN-1004 : used memory is 474 MB, reserved memory is 458 MB, peak memory is 539 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.120146s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (110.2%)

RUN-1004 : used memory is 474 MB, reserved memory is 459 MB, peak memory is 539 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4490 instances
RUN-1001 : 2173 mslices, 2182 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10251 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5432 nets have 2 pins
RUN-1001 : 3400 nets have [3 - 5] pins
RUN-1001 : 853 nets have [6 - 10] pins
RUN-1001 : 302 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44590, tnet num: 10249, tinst num: 4488, tnode num: 52442, tedge num: 75482.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2173 mslices, 2182 lslices, 101 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 679528, over cnt = 1387(3%), over = 2341, worst = 7
PHY-1002 : len = 689424, over cnt = 774(2%), over = 1116, worst = 7
PHY-1002 : len = 698416, over cnt = 270(0%), over = 376, worst = 6
PHY-1002 : len = 702560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.747574s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 49.70, top5 = 43.44, top10 = 40.28, top15 = 38.14.
PHY-1001 : End global routing;  0.916962s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (52.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 542, reserve = 527, peak = 542.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : net fifo/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 791, reserve = 777, peak = 791.
PHY-1001 : End build detailed router design. 3.049381s wall, 1.718750s user + 0.187500s system = 1.906250s CPU (62.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 120672, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.155468s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (54.4%)

PHY-1001 : Current memory(MB): used = 825, reserve = 812, peak = 825.
PHY-1001 : End phase 1; 2.161012s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (54.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.83454e+06, over cnt = 821(0%), over = 824, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 830, reserve = 817, peak = 830.
PHY-1001 : End initial routed; 24.597465s wall, 12.390625s user + 0.312500s system = 12.703125s CPU (51.6%)

PHY-1001 : Update timing.....
PHY-1001 : 182/9579(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.017   |  -84.593  |  83   
RUN-1001 :   Hold   |  -1.508   |  -2.836   |   2   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.602741s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (58.5%)

PHY-1001 : Current memory(MB): used = 836, reserve = 823, peak = 836.
PHY-1001 : End phase 2; 26.200271s wall, 13.328125s user + 0.312500s system = 13.640625s CPU (52.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -2.952ns STNS -81.419ns FEP 77.
PHY-1001 : End OPT Iter 1; 0.151282s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (62.0%)

PHY-1022 : len = 1.8347e+06, over cnt = 836(0%), over = 839, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.288692s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (43.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.80898e+06, over cnt = 260(0%), over = 260, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.385118s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (56.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.80313e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.661210s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (59.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.80293e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.158690s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (68.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.80295e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.102227s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.3%)

PHY-1001 : Update timing.....
PHY-1001 : 170/9579(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.952   |  -81.732  |  78   
RUN-1001 :   Hold   |  -1.508   |  -2.836   |   2   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.609776s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (58.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 243 feed throughs used by 138 nets
PHY-1001 : End commit to database; 1.297500s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (51.8%)

PHY-1001 : Current memory(MB): used = 903, reserve = 892, peak = 903.
PHY-1001 : End phase 3; 5.693136s wall, 3.140625s user + 0.015625s system = 3.156250s CPU (55.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -2.769ns STNS -80.755ns FEP 77.
PHY-1001 : End OPT Iter 1; 0.201949s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (61.9%)

PHY-1022 : len = 1.80302e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.331373s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (70.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-2.769ns, -80.755ns, 77}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.80296e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.109756s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (56.9%)

PHY-1001 : Update timing.....
PHY-1001 : 173/9579(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.838   |  -81.249  |  77   
RUN-1001 :   Hold   |  -1.508   |  -2.836   |   2   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.662838s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (63.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 247 feed throughs used by 140 nets
PHY-1001 : End commit to database; 1.187269s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (61.9%)

PHY-1001 : Current memory(MB): used = 909, reserve = 898, peak = 909.
PHY-1001 : End phase 4; 3.322017s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (62.6%)

PHY-1003 : Routed, final wirelength = 1.80296e+06
PHY-1001 : Current memory(MB): used = 912, reserve = 901, peak = 912.
PHY-1001 : End export database. 0.038583s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.5%)

PHY-1001 : End detail routing;  40.730250s wall, 21.625000s user + 0.609375s system = 22.234375s CPU (54.6%)

RUN-1003 : finish command "route" in  43.008666s wall, 22.937500s user + 0.625000s system = 23.562500s CPU (54.8%)

RUN-1004 : used memory is 860 MB, reserved memory is 850 MB, peak memory is 912 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7966   out of  19600   40.64%
#reg                     3124   out of  19600   15.94%
#le                      8405
  #lut only              5281   out of   8405   62.83%
  #reg only               439   out of   8405    5.22%
  #lut&reg               2685   out of   8405   31.95%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                            Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                     1508
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4       251
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1       222
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck                  91
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                    74
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3       53
#7        sdclk_syn_6                              GCLK               mslice             u_logic/Bfjpw6_reg_syn_2752.q0    53
#8        fifo/clkr                                GCLK               pll                clk_gen_inst/pll_inst.clkc0       8


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8405   |7208    |758     |3140    |25      |3       |
|  ISP                               |AHBISP                                        |1235   |691     |331     |701     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |582    |287     |145     |325     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |72     |28      |18      |46      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |74     |46      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |10     |8       |0       |10      |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |65     |33      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |5       |0       |5       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |71     |25      |18      |46      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |5       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |107    |67      |40      |25      |0       |0       |
|    u_demosaic                      |demosaic                                      |385    |189     |134     |267     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |101    |38      |30      |74      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |57     |27      |25      |38      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |80     |35      |29      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |87     |50      |33      |68      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |12     |12      |0       |7       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |9      |9       |0       |5       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |4      |4       |0       |4       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |31     |20      |0       |19      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |4      |4       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |4      |4       |0       |3       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |13     |13      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |84     |34      |12      |65      |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |1      |1       |0       |1       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |29     |10      |0       |29      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |17     |11      |0       |17      |0       |0       |
|  sd_reader                         |sd_reader                                     |633    |505     |105     |283     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |281    |243     |34      |136     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |780    |593     |115     |405     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |405    |264     |69      |279     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |151    |99      |18      |123     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |15     |15      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |36      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |24      |0       |35      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |174    |109     |27      |130     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |31     |16      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |30      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |30      |0       |39      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |359    |313     |46      |125     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |54     |42      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |53     |53      |0       |11      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |44     |40      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |112    |94      |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |96     |84      |12      |31      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5013   |4948    |51      |1373    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |153    |86      |65      |25      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |417    |275     |79      |226     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |417    |275     |79      |226     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |133    |83      |0       |124     |0       |0       |
|        reg_inst                    |register                                      |133    |83      |0       |124     |0       |0       |
|      trigger_inst                  |trigger                                       |284    |192     |79      |102     |0       |0       |
|        bus_inst                    |bus_top                                       |51     |32      |18      |15      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |50     |32      |18      |14      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |116    |87      |29      |58      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5386  
    #2          2       2028  
    #3          3       746   
    #4          4       626   
    #5        5-10      905   
    #6        11-50     474   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.374725s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (98.9%)

RUN-1004 : used memory is 861 MB, reserved memory is 851 MB, peak memory is 916 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44590, tnet num: 10249, tinst num: 4488, tnode num: 52442, tedge num: 75482.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 8 (3 unconstrainted).
TMR-5009 WARNING: No clock constraint on 3 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
		sdclk_syn_12
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 5796363bd07bf0705aae0036da586068d8d1e210143ebea3e55a20dd71f9dfda -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4488
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10251, pip num: 117510
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 247
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3135 valid insts, and 318874 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000101011000101011001110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.331619s wall, 76.875000s user + 0.921875s system = 77.796875s CPU (476.4%)

RUN-1004 : used memory is 913 MB, reserved memory is 908 MB, peak memory is 1084 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_095723.log"
