module gen_10Hz(clk, reset, clk_10Hz);
    input clk, reset;
    output reg clk_10Hz;

    reg[26:0]count;
    //reg[22:0]count;
    always@(posedge clk or posedge reset)begin
        if(reset == 1'b1)begin
            count <= 0;
            clk_10Hz <= 0;
        end else begin
            count <= count + 1'b1;
            if(count == 27'd5000000)begin
                clk_10Hz <= ~clk_10Hz;
                count <= 27'b0;
            end
        end
    end
endmodule
