#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Aug  5 12:19:07 2020
# Process ID: 2592
# Current directory: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent600 C:\Users\AEY\Google Drive\01_Github\_Software\_VHDL\A00_Doors\A00_Doors.xpr
# Log file: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/vivado.log
# Journal file: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 712.813 ; gain = 35.098
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Aug  5 12:29:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Aug  5 12:30:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/synth_1/runme.log
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new
file mkdir {C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new}
close [ open {C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new/top_modul_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new/top_modul_tb.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Aug  5 13:36:25 2020] Launched synth_1...
Run output will be captured here: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Modul_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Modul_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sources_1/new/Top_Modul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_Modul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/sim_1/new/top_modul_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_Modul_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e3610ac48fd04293ab7dff6437d01464 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Modul_tb_behav xil_defaultlib.Top_Modul_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Top_Modul [top_modul_default]
Compiling architecture bench of entity xil_defaultlib.top_modul_tb
Built simulation snapshot Top_Modul_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/AEY/Google -notrace
couldn't read file "C:/Users/AEY/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Aug  5 13:51:41 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 776.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Modul_tb_behav -key {Behavioral:sim_1:Functional:Top_Modul_tb} -tclbatch {Top_Modul_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Top_Modul_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 789.027 ; gain = 12.500
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Modul_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 789.027 ; gain = 12.500
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1/new
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1/new
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1/new
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1/new
file mkdir C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1
file mkdir {C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1/new}
close [ open {C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1/new/top_modul_cons.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.srcs/constrs_1/new/top_modul_cons.xdc}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Aug  5 14:06:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Aug  5 14:07:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Aug  5 14:08:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Aug  5 14:22:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/impl_1/runme.log
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Aug  5 14:33:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248780831
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1405.590 ; gain = 583.664
set_property PROGRAM.FILE {C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/impl_1/Top_Modul.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/impl_1/Top_Modul.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248780831
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248780831
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/AEY/Google Drive/01_Github/_Software/_VHDL/A00_Doors/A00_Doors.runs/impl_1/Top_Modul.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.563 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug  5 14:54:38 2020...
