
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109560                       # Number of seconds simulated
sim_ticks                                109560281496                       # Number of ticks simulated
final_tick                               636662344404                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115779                       # Simulator instruction rate (inst/s)
host_op_rate                                   145482                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1434887                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374684                       # Number of bytes of host memory used
host_seconds                                 76354.64                       # Real time elapsed on the host
sim_insts                                  8840278234                       # Number of instructions simulated
sim_ops                                   11108195410                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1806080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1774464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1881728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3634688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       826624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1113600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3624960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3635968                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18337920                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5529984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5529984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13863                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14701                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        28396                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         6458                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         8700                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        28320                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        28406                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                143265                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           43203                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                43203                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16484806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16196234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        39722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17175275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33175234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7544924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10164267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     33086443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        47901                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33186917                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167377445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        39722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        47901                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             363343                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50474350                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50474350                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50474350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16484806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16196234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        39722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17175275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33175234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7544924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10164267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     33086443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        47901                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33186917                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              217851795                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262734489                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20700516                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16976748                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025089                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8552312                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8091414                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122938                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90534                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197450346                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117650174                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20700516                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10214352                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25879407                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5753519                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10585016                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12164598                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237610581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211731174     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2803022      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3241742      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782828      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2067079      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127838      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          768017      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2005954      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12082927      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237610581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078789                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447791                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195861033                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12204873                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25672153                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       195596                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3676920                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359378                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18892                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143624490                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93492                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3676920                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196166245                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4441297                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6899302                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25573909                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       852902                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143535822                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          232                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        227727                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       392404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199455532                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668332063                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668332063                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29163800                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37380                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20757                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2278619                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13703739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7465108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197745                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1659579                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143313761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135403885                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190045                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17947792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41575293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4001                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237610581                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260518                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180553823     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22954053      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322541      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8536226      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7465222      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3822749      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       915858      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594581      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445528      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237610581                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35542     12.20%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124895     42.86%     55.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       130950     44.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113337665     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117965      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12521047      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410624      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135403885                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515364                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291387                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508899779                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161300263                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133164611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135695272                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342286                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2420056                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          821                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1265                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       164436                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8292                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1399                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3676920                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3935623                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       150764                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143351337                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13703739                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7465108                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20741                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1265                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172941                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137822                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310763                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133417026                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11758752                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986855                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  125                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19167465                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667523                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408713                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507802                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133166618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133164611                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79150468                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207328822                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506841                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381763                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20664594                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036626                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233933661                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524456                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342729                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183814167     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23242343      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9739339      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5854320      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4052064      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2616063      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1357724      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092128      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165513      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233933661                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165513                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375119962                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290381999                       # The number of ROB writes
system.switch_cpus0.timesIdled                3024893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25123908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627345                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627345                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380612                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380612                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601829068                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184817903                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134033747                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus1.numCycles               262734489                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20647535                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16921162                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2021545                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8541285                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8072690                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2124004                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91089                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197466152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117488420                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20647535                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10196694                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25844372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5728970                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10848848                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12165892                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2009792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237833793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211989421     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2803751      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3223211      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1781927      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2067147      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1125720      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          767832      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2009246      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12065538      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237833793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078587                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447175                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195863861                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12480365                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25644121                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       189990                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3655450                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3361438                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18973                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143463800                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        95565                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3655450                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       196162095                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3513970                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8120073                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25547262                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       834937                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143382432                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          259                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        216452                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       389234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    199257331                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    667708646                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    667708646                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170293003                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28964320                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37955                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21335                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2243002                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13684545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7468247                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       196483                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1661055                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143171632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38047                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135370890                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       186221                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17809895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41108722                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4597                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237833793                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569183                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.259970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180803858     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22927088      9.64%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12322058      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8540933      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7460967      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3826248      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       911698      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       595953      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       444990      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237833793                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          33171     11.37%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127092     43.57%     54.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       131413     45.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113305679     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2120243      1.57%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12512899      9.24%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7415485      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135370890                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515238                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             291676                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509053469                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161020859                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133137002                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135662566                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       342840                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2400791                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          800                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1289                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       167533                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8294                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1263                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3655450                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3029643                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       137028                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143209799                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13684545                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7468247                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21341                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95175                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1289                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1170599                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2306115                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133385506                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11750795                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1985383                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19164654                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18662062                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7413859                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507682                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133138221                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133137002                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79130036                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207284770                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506736                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381746                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100000748                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122688801                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20521603                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2033533                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    234178343                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523912                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342360                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    184069183     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23234249      9.92%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9737263      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5853735      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4049161      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2615906      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1357897      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1092327      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2168622      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    234178343                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100000748                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122688801                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18584468                       # Number of memory references committed
system.switch_cpus1.commit.loads             11283754                       # Number of loads committed
system.switch_cpus1.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17558962                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110608770                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2496090                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2168622                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           375219449                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          290076331                       # The number of ROB writes
system.switch_cpus1.timesIdled                3025741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24900696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100000748                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122688801                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100000748                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.627325                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.627325                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380615                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380615                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601686436                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184777959                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133872294                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               262734489                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19350298                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17269370                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1542948                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12903429                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12621741                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1164205                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46974                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    204421996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             109855951                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19350298                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13785946                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24492361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5047911                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4743147                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12368292                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1514484                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237153839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       212661478     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3733608      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1882061      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3687354      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1186918      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3419826      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          539418      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          876076      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9167100      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237153839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073650                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418125                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       202432673                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6779666                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24443657                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19675                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3478167                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1836431                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18130                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     122916666                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        34295                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3478167                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       202660001                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4230980                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1840687                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24225055                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       718943                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     122743477                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          150                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         95108                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551387                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    160887826                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    556292679                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    556292679                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    130596781                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30291045                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16502                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8346                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1647851                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22105408                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3600452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        23741                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       817867                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         122105060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16558                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        114378287                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        73994                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21933688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     44910305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237153839                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482296                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095206                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    187007379     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15778837      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16801854      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9727893      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5024480      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1258428      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1491538      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        34665      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        28765      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237153839                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         192106     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         77830     23.26%     80.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        64721     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89717333     78.44%     78.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       898440      0.79%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8158      0.01%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20184423     17.65%     96.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3569933      3.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     114378287                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435338                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             334657                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002926                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    466319064                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    144055604                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    111482020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     114712944                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        89562                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4480396                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        81962                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3478167                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3393447                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        87982                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    122121704                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6424                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22105408                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3600452                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8342                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40788                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1911                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1042470                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       592508                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1634978                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    112925441                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19893906                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1452846                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23463657                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17168354                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3569751                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.429808                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             111507134                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            111482020                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67458005                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        147027098                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424314                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458813                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88834688                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    100033150                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22092966                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1533252                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    233675672                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428085                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.297802                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    196418701     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14647139      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9401653      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2958745      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4909986      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       958953      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       607670      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       556859      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3215966      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    233675672                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88834688                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     100033150                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21143502                       # Number of memory references committed
system.switch_cpus2.commit.loads             17625012                       # Number of loads committed
system.switch_cpus2.commit.membars               8208                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15346383                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87425851                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1252461                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3215966                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           352585497                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          247733112                       # The number of ROB writes
system.switch_cpus2.timesIdled                4552523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               25580650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88834688                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            100033150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88834688                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.957566                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.957566                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.338116                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.338116                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       524850669                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      145285005                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      130504121                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16432                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus3.numCycles               262734481                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19509413                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17603994                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1022324                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7292526                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         6974171                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1077843                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        45029                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    206876044                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122688774                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19509413                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8052014                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24261801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3214612                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      13676516                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11871385                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1027157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    246981100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.582803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.900666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       222719299     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          865272      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1768245      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          747043      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4032141      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3592249      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          694007      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1458154      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11104690      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    246981100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074255                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.466969                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       205462844                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     15102474                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24172729                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        76825                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2166223                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1712798                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          516                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     143873091                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2854                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2166223                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       205690641                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       13275056                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1083839                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24040954                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       724380                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     143797131                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          304                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        330557                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       253831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         6754                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    168815731                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    677288954                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    677288954                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    149782696                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        19033035                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16693                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8428                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1757291                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     33936339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17164790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       156358                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       829246                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         143522142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16745                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137994860                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        76309                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     11059159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     26525664                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    246981100                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.558726                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.353988                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    197761848     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14839831      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12116870      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5247072      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6602569      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6347412      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3603664      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       283919      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       177915      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    246981100                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         348611     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2696791     86.33%     97.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        78304      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86564311     62.73%     62.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1205673      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8264      0.01%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     33090957     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     17125655     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137994860                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.525226                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3123706                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022636                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    526170835                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    154601652                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    136812736                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141118566                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       246919                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1310765                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          525                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3611                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       105754                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        12187                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2166223                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       12811605                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       208396                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    143538979                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1385                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     33936339                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     17164790                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8429                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        138065                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          102                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3611                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       594637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       605533                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1200170                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137024815                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     32979228                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       970045                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   92                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            50103232                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17956075                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          17124004                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521533                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             136816503                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            136812736                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73901622                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        145727332                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520726                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507123                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    111175385                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    130649539                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     12905139                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16658                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1044750                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    244814877                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533667                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355929                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    197377431     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     17360275      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8126321      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      8015027      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2195668      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9268883      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       698512      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       508698      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1264062      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    244814877                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    111175385                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     130649539                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              49684610                       # Number of memory references committed
system.switch_cpus3.commit.loads             32625574                       # Number of loads committed
system.switch_cpus3.commit.membars               8316                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17252973                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116178961                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1265551                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1264062                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           387105155                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289275765                       # The number of ROB writes
system.switch_cpus3.timesIdled                4499469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               15753381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          111175385                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            130649539                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    111175385                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.363243                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.363243                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.423147                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.423147                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       677403267                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      158875673                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      171321257                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16632                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus4.numCycles               262734489                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        23553518                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19608992                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2138995                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8994664                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8618878                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2534887                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        99629                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    204909855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             129193432                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           23553518                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11153765                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26932788                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5953138                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10165858                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         12723661                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2044888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    245803277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       218870489     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1652661      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2085439      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3314483      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1386720      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1788051      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2079901      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          953995      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13671538      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    245803277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089648                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491726                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       203705976                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11485793                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         26804765                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12611                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3794130                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3586933                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          634                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     157929564                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2734                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3794130                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       203911880                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         658193                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles     10251734                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         26611383                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       575950                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     156958905                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         82874                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       401852                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    219219277                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    729907931                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    729907931                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    183513377                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        35705889                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        38031                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19833                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2025165                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     14698598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7687819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        86401                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1743875                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         153263175                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        38168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        147062274                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       147136                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18538543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     37713242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    245803277                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.598293                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.320170                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    183489950     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     28416500     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11625225      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6512879      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8819994      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2717312      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2672790      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1435605      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       113022      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    245803277                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu        1012722     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        138395     10.79%     89.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       131080     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    123895887     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2010861      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        18198      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13472616      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7664712      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     147062274                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559737                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1282197                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008719                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    541357158                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    171840577                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    143242088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     148344471                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       109282                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2771103                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          694                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       108552                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3794130                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         500435                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        63135                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    153301350                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       120148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     14698598                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7687819                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19833                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         55180                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          694                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1265276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1204168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2469444                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    144506951                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13254684                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2555323                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20918939                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20439280                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7664255                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.550011                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             143242388                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            143242088                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         85823631                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        230537765                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.545197                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372276                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    106764218                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    131558511                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21743420                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        36707                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2157245                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    242009147                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543610                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363690                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    186329559     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     28219910     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10241043      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5104323      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4671164      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1959562      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1941291      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       925026      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2617269      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    242009147                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    106764218                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     131558511                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19506762                       # Number of memory references committed
system.switch_cpus4.commit.loads             11927495                       # Number of loads committed
system.switch_cpus4.commit.membars              18312                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19069346                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        118445250                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2716668                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2617269                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           392693068                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          310398008                       # The number of ROB writes
system.switch_cpus4.timesIdled                3106885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16931212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          106764218                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            131558511                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    106764218                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.460885                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.460885                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406358                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406358                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       650209406                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      200154133                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      146059132                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         36676                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus5.numCycles               262734489                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        21336570                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17458023                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2085147                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8874564                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8403152                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2205389                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        95139                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    205522978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             119302079                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           21336570                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10608541                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24911776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5682723                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5574775                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12573169                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2086711                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    239579999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.952796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       214668223     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1165919      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1848791      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2499816      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2568819      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2176479      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1215531      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1804046      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11632375      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    239579999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081210                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.454078                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       203411905                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7703893                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24865849                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        28255                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3570095                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3511981                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     146387945                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3570095                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       203971737                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1502757                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4909926                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24340685                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1284797                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146331497                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        189005                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       552336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    204201444                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    680743109                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    680743109                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    177168024                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        27033415                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        36501                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19084                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3813804                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13696398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7424921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        87589                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1696659                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         146150270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36633                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        138850751                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        19074                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     16058362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38373777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    239579999                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579559                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.271018                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    180861214     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     24114391     10.07%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12225948      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9250701      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7260344      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2931466      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1845829      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       962167      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       127939      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    239579999                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          26502     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         84519     36.68%     48.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       119422     51.82%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    116778398     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2071943      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17414      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12581242      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7401754      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     138850751                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.528483                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             230443                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    517531017                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    162245817                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    136769754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     139081194                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       283863                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2186918                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          554                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       102978                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3570095                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1192700                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       125462                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    146187049                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        56849                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13696398                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7424921                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19087                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        105883                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          554                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1214388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1169833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2384221                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    136936568                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11841083                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1914182                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19242545                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19463185                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7401462                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521198                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             136769975                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            136769754                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         78511950                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        211534879                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520563                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371154                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    103277390                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    127081555                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19105506                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        35128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2111502                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    236009904                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538459                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387683                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    183915133     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     25800680     10.93%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9767517      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4655195      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3897248      1.65%     96.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2249571      0.95%     97.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1982607      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       887857      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2854096      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    236009904                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    103277390                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     127081555                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18831423                       # Number of memory references committed
system.switch_cpus5.commit.loads             11509480                       # Number of loads committed
system.switch_cpus5.commit.membars              17524                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          18325358                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        114498941                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2616872                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2854096                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           379342154                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          295944284                       # The number of ROB writes
system.switch_cpus5.timesIdled                3114219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               23154490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          103277390                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            127081555                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    103277390                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.543969                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.543969                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393087                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393087                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       616332519                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      190520817                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      135717934                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         35098                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               262734489                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19493926                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17590272                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1022206                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7300539                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         6970563                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1077082                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        44992                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    206677040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             122582791                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19493926                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8047645                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24243315                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3214455                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      13787647                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11861307                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1026961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    246874728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       222631413     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          865194      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1767972      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          746460      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4031346      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3587838      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          695295      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1455227      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11093983      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    246874728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074196                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466565                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       205279666                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     15197769                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24154416                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        76662                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2166210                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1711242                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          516                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     143747166                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2854                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2166210                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       205506290                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       13377961                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1085623                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24023642                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       714995                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     143670225                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          420                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        324402                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       251963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         5620                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    168669614                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    676685132                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    676685132                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    149636237                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19033377                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16672                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8415                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1744841                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     33903349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17147987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       156478                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       833233                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143393298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16725                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        137864802                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        76288                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11050486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26519090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    246874728                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558440                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353758                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    197705768     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14822481      6.00%     86.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12105026      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5240359      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6597303      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6340929      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3600556      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       284449      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       177857      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    246874728                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         348870     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2694043     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        78136      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     86485939     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1204384      0.87%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8255      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33057837     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17108387     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     137864802                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.524731                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3121049                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022638                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    525801669                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154464103                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    136685082                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     140985851                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       246836                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1309515                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          539                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3602                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       105600                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12178                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2166210                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       12923354                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       207579                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    143410111                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1270                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     33903349                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17147987                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8417                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        137956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           96                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3602                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       594920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       604133                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1199053                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    136896189                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     32946380                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       968613                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            50053132                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17938890                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17106752                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521044                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             136688883                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            136685082                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         73830399                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        145582411                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520240                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507138                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    111066790                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    130521805                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     12903869                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16642                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1044616                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    244708518                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533377                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355569                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    197317191     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17341248      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8118926      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8010309      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2191910      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9261474      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       697456      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       508000      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1262004      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    244708518                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    111066790                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     130521805                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              49636221                       # Number of memory references committed
system.switch_cpus6.commit.loads             32593834                       # Number of loads committed
system.switch_cpus6.commit.membars               8308                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17236061                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        116065352                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1264282                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1262004                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           386871850                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          289017748                       # The number of ROB writes
system.switch_cpus6.timesIdled                4496515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15859761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          111066790                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            130521805                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    111066790                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.365554                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.365554                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.422734                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.422734                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       676771930                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      158728586                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      171167371                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16616                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus7.numCycles               262734489                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19528871                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17622922                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1023896                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7386974                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         6984673                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1079663                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        45311                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    207140180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             122804227                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19528871                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      8064336                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24286445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3216417                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      13410629                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11886273                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1028822                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    247004152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.901251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       222717707     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          866210      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1771928      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          747506      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4038814      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3594864      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          698319      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1455296      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11113508      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    247004152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074329                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467408                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       205734303                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     14829261                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24197223                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        76977                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2166383                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1713048                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          515                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     143999174                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2788                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2166383                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       205962159                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       12995184                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1094433                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24065034                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       720952                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     143922601                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          280                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        327747                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       253822                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         4990                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    168961635                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    677877380                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    677877380                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    149949724                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        19011899                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16726                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8451                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1758590                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     33968411                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     17182821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       157243                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       829941                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         143646389                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16776                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        138131493                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        75888                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     11025799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     26446251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    247004152                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559227                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354610                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    197737629     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14858749      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12129716      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5242977      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6606098      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      6355449      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3610168      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       285192      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       178174      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    247004152                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         349286     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2699367     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        78446      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     86645614     62.73%     62.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1206255      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8272      0.01%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     33127937     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     17143415     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     138131493                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525746                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3127099                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022639                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    526470125                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    154692554                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    136955490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     141258592                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       246842                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1304890                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3601                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       104052                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        12197                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2166383                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       12534367                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       207344                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    143663248                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1280                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     33968411                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     17182821                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8452                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        137613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           87                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3601                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       597140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       603829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1200969                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    137167092                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     33016189                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       964401                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            50157862                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17973006                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          17141673                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522075                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             136959231                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            136955490                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         73968766                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        145816974                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521270                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507271                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    111300819                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    130796712                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12882174                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16674                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1046412                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    244837769                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534218                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.356459                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    197348002     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     17375717      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8134772      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      8028957      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2195015      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      9285167      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       696596      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       509235      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1264308      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    244837769                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    111300819                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     130796712                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              49742283                       # Number of memory references committed
system.switch_cpus7.commit.loads             32663514                       # Number of loads committed
system.switch_cpus7.commit.membars               8324                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17272327                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116309760                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1266906                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1264308                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           387252009                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          289524347                       # The number of ROB writes
system.switch_cpus7.timesIdled                4506818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               15730337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          111300819                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            130796712                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    111300819                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.360580                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.360580                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423625                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423625                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       678136130                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      159040890                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      171490394                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16648                       # number of misc regfile writes
system.l20.replacements                         14148                       # number of replacements
system.l20.tagsinuse                      4095.466921                       # Cycle average of tags in use
system.l20.total_refs                          406271                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18244                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.268746                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.358722                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.724714                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2797.898260                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1206.485224                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020351                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.683081                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.294552                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        41967                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  41968                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23774                       # number of Writeback hits
system.l20.Writeback_hits::total                23774                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42123                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42124                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42123                       # number of overall hits
system.l20.overall_hits::total                  42124                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14105                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14141                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14110                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14146                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14110                       # number of overall misses
system.l20.overall_misses::total                14146                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29407690                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7120926999                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7150334689                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      2953253                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      2953253                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29407690                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7123880252                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7153287942                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29407690                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7123880252                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7153287942                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        56072                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56109                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23774                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23774                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          161                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56233                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56270                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56233                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56270                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251552                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252027                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.031056                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.031056                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250920                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251395                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250920                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251395                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 816880.277778                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 504851.258348                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 505645.618344                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 590650.600000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 590650.600000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 816880.277778                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 504881.662084                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 505675.663933                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 816880.277778                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 504881.662084                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 505675.663933                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8522                       # number of writebacks
system.l20.writebacks::total                     8522                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14105                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14141                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14110                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14146                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14110                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14146                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26822232                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6107627498                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6134449730                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      2594253                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      2594253                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26822232                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6110221751                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6137043983                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26822232                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6110221751                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6137043983                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251552                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252027                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.031056                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250920                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251395                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250920                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251395                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       745062                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 433011.520596                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 433805.935224                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 518850.600000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 518850.600000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       745062                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 433041.938412                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 433835.994840                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       745062                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 433041.938412                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 433835.994840                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13902                       # number of replacements
system.l21.tagsinuse                      4095.466511                       # Cycle average of tags in use
system.l21.total_refs                          405983                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17998                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.557117                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           83.265068                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.784330                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2800.843971                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1203.573142                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020328                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001900                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.683800                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.293841                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        41710                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41711                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23743                       # number of Writeback hits
system.l21.Writeback_hits::total                23743                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          156                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        41866                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41867                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        41866                       # number of overall hits
system.l21.overall_hits::total                  41867                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13858                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13895                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13863                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13900                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13863                       # number of overall misses
system.l21.overall_misses::total                13900                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31503952                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7112644977                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7144148929                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      2351380                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      2351380                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31503952                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7114996357                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7146500309                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31503952                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7114996357                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7146500309                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        55568                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              55606                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23743                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23743                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          161                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        55729                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               55767                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        55729                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              55767                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.249388                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249883                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.031056                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.031056                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.248757                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249251                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.248757                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249251                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 851458.162162                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 513251.910593                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 514152.495790                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       470276                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       470276                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 851458.162162                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 513236.410373                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 514136.712878                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 851458.162162                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 513236.410373                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 514136.712878                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8472                       # number of writebacks
system.l21.writebacks::total                     8472                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13858                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13895                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13863                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13900                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13863                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13900                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     28833921                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6115990225                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6144824146                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1990916                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1990916                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     28833921                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6117981141                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6146815062                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     28833921                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6117981141                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6146815062                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249388                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249883                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.031056                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.248757                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249251                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.248757                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249251                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 779295.162162                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 441332.820393                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 442232.756099                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 398183.200000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 398183.200000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 779295.162162                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 441317.257520                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 442216.910935                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 779295.162162                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 441317.257520                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 442216.910935                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14735                       # number of replacements
system.l22.tagsinuse                      4095.810337                       # Cycle average of tags in use
system.l22.total_refs                          223243                       # Total number of references to valid blocks.
system.l22.sampled_refs                         18831                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.855079                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.083596                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.813136                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2938.081764                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1096.831841                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012960                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001908                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.717305                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.267781                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        40526                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40527                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            7095                       # number of Writeback hits
system.l22.Writeback_hits::total                 7095                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           72                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        40598                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40599                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        40598                       # number of overall hits
system.l22.overall_hits::total                  40599                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14701                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14735                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14701                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14735                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14701                       # number of overall misses
system.l22.overall_misses::total                14735                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     23466657                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6375190984                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6398657641                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     23466657                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6375190984                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6398657641                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     23466657                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6375190984                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6398657641                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        55227                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              55262                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         7095                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             7095                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           72                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        55299                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               55334                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        55299                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              55334                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266192                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266639                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.265846                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266292                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.265846                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266292                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 690195.794118                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 433656.961023                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 434248.906753                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 690195.794118                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 433656.961023                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 434248.906753                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 690195.794118                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 433656.961023                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 434248.906753                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2209                       # number of writebacks
system.l22.writebacks::total                     2209                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14701                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14735                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14701                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14735                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14701                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14735                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21025457                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5319257618                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5340283075                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21025457                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5319257618                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5340283075                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21025457                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5319257618                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5340283075                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266192                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266639                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.265846                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266292                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.265846                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266292                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 618395.794118                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 361829.645466                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 362421.654225                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 618395.794118                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 361829.645466                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 362421.654225                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 618395.794118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 361829.645466                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 362421.654225                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         28438                       # number of replacements
system.l23.tagsinuse                      4095.910304                       # Cycle average of tags in use
system.l23.total_refs                          391723                       # Total number of references to valid blocks.
system.l23.sampled_refs                         32534                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.040419                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.099305                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     4.515385                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3347.517531                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           733.778083                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002466                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001102                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.817265                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.179145                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        52025                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  52026                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           21257                       # number of Writeback hits
system.l23.Writeback_hits::total                21257                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           78                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   78                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        52103                       # number of demand (read+write) hits
system.l23.demand_hits::total                   52104                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        52103                       # number of overall hits
system.l23.overall_hits::total                  52104                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        28396                       # number of ReadReq misses
system.l23.ReadReq_misses::total                28438                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        28396                       # number of demand (read+write) misses
system.l23.demand_misses::total                 28438                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        28396                       # number of overall misses
system.l23.overall_misses::total                28438                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     33787323                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  14867115987                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    14900903310                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     33787323                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  14867115987                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     14900903310                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     33787323                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  14867115987                       # number of overall miss cycles
system.l23.overall_miss_latency::total    14900903310                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        80421                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              80464                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        21257                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            21257                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           78                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               78                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        80499                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               80542                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        80499                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              80542                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.353092                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.353425                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.352750                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.353083                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.352750                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.353083                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 804460.071429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 523563.740914                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 523978.595893                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 804460.071429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 523563.740914                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 523978.595893                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 804460.071429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 523563.740914                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 523978.595893                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5202                       # number of writebacks
system.l23.writebacks::total                     5202                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        28396                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           28438                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        28396                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            28438                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        28396                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           28438                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     30769825                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data  12827170137                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total  12857939962                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     30769825                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data  12827170137                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total  12857939962                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     30769825                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data  12827170137                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total  12857939962                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.353092                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.353425                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.352750                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.353083                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.352750                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.353083                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 732614.880952                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 451724.543492                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 452139.389620                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 732614.880952                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 451724.543492                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 452139.389620                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 732614.880952                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 451724.543492                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 452139.389620                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          6497                       # number of replacements
system.l24.tagsinuse                      4095.181931                       # Cycle average of tags in use
system.l24.total_refs                          290304                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10593                       # Sample count of references to valid blocks.
system.l24.avg_refs                         27.405268                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.090792                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    17.523983                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2268.404861                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1688.162295                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029563                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004278                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.553810                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.412149                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        30966                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  30968                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9841                       # number of Writeback hits
system.l24.Writeback_hits::total                 9841                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          218                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  218                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        31184                       # number of demand (read+write) hits
system.l24.demand_hits::total                   31186                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        31184                       # number of overall hits
system.l24.overall_hits::total                  31186                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         6458                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 6497                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         6458                       # number of demand (read+write) misses
system.l24.demand_misses::total                  6497                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         6458                       # number of overall misses
system.l24.overall_misses::total                 6497                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     53326002                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   2982576458                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     3035902460                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     53326002                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   2982576458                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      3035902460                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     53326002                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   2982576458                       # number of overall miss cycles
system.l24.overall_miss_latency::total     3035902460                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        37424                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              37465                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9841                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9841                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          218                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              218                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        37642                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               37683                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        37642                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              37683                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.172563                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.173415                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.171564                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.172412                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.171564                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.172412                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1367333.384615                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 461842.127284                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 467277.583500                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1367333.384615                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 461842.127284                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 467277.583500                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1367333.384615                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 461842.127284                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 467277.583500                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3802                       # number of writebacks
system.l24.writebacks::total                     3802                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         6458                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            6497                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         6458                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             6497                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         6458                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            6497                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     50523970                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2518632340                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2569156310                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     50523970                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2518632340                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2569156310                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     50523970                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2518632340                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2569156310                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.172563                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.173415                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.171564                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.172412                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.171564                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.172412                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1295486.410256                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 390001.910808                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 395437.326458                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1295486.410256                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 390001.910808                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 395437.326458                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1295486.410256                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 390001.910808                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 395437.326458                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          8744                       # number of replacements
system.l25.tagsinuse                      4095.356278                       # Cycle average of tags in use
system.l25.total_refs                          305318                       # Total number of references to valid blocks.
system.l25.sampled_refs                         12840                       # Sample count of references to valid blocks.
system.l25.avg_refs                         23.778660                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.595616                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.636450                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2513.448073                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1490.676139                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019188                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003085                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.613635                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.363935                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        33358                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  33360                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           10349                       # number of Writeback hits
system.l25.Writeback_hits::total                10349                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          161                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  161                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        33519                       # number of demand (read+write) hits
system.l25.demand_hits::total                   33521                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        33519                       # number of overall hits
system.l25.overall_hits::total                  33521                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         8701                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 8743                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         8701                       # number of demand (read+write) misses
system.l25.demand_misses::total                  8743                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         8701                       # number of overall misses
system.l25.overall_misses::total                 8743                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     40337978                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   3931047758                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3971385736                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     40337978                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   3931047758                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3971385736                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     40337978                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   3931047758                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3971385736                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           44                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        42059                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              42103                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        10349                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            10349                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          161                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           44                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        42220                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               42264                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           44                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        42220                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              42264                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.206876                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.207657                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.206087                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.206866                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.206087                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.206866                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 960428.047619                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 451792.639697                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 454236.044378                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 960428.047619                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 451792.639697                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 454236.044378                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 960428.047619                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 451792.639697                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 454236.044378                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4599                       # number of writebacks
system.l25.writebacks::total                     4599                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         8700                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            8742                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         8700                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             8742                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         8700                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            8742                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     37322378                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   3305753335                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   3343075713                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     37322378                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   3305753335                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   3343075713                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     37322378                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   3305753335                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   3343075713                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.206852                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.207634                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.206063                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.206843                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.206063                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.206843                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 888628.047619                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 379971.647701                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 382415.432739                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 888628.047619                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 379971.647701                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 382415.432739                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 888628.047619                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 379971.647701                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 382415.432739                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         28360                       # number of replacements
system.l26.tagsinuse                      4095.910810                       # Cycle average of tags in use
system.l26.total_refs                          391672                       # Total number of references to valid blocks.
system.l26.sampled_refs                         32456                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.067784                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.102059                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.281224                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3349.002192                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           732.525335                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002466                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001045                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.817627                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.178839                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        52011                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  52012                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           21220                       # number of Writeback hits
system.l26.Writeback_hits::total                21220                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   78                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        52089                       # number of demand (read+write) hits
system.l26.demand_hits::total                   52090                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        52089                       # number of overall hits
system.l26.overall_hits::total                  52090                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        28320                       # number of ReadReq misses
system.l26.ReadReq_misses::total                28360                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        28320                       # number of demand (read+write) misses
system.l26.demand_misses::total                 28360                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        28320                       # number of overall misses
system.l26.overall_misses::total                28360                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     35879821                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  14977104328                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    15012984149                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     35879821                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  14977104328                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     15012984149                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     35879821                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  14977104328                       # number of overall miss cycles
system.l26.overall_miss_latency::total    15012984149                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        80331                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              80372                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        21220                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            21220                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               78                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        80409                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               80450                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        80409                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              80450                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.352541                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.352859                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.352199                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.352517                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.352199                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.352517                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 896995.525000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 528852.553955                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 529371.796509                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 896995.525000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 528852.553955                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 529371.796509                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 896995.525000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 528852.553955                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 529371.796509                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5190                       # number of writebacks
system.l26.writebacks::total                     5190                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        28320                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           28360                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        28320                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            28360                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        28320                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           28360                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     33007424                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12942546959                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12975554383                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     33007424                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12942546959                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12975554383                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     33007424                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12942546959                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12975554383                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.352541                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.352859                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.352199                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.352517                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.352199                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.352517                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 825185.600000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 457010.838948                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457530.126340                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 825185.600000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 457010.838948                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 457530.126340                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 825185.600000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 457010.838948                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 457530.126340                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         28447                       # number of replacements
system.l27.tagsinuse                      4095.910417                       # Cycle average of tags in use
system.l27.total_refs                          391855                       # Total number of references to valid blocks.
system.l27.sampled_refs                         32543                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.041146                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.101742                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     4.479481                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  3348.802569                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data           732.526625                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002466                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001094                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.817579                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.178840                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        52086                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  52087                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           21328                       # number of Writeback hits
system.l27.Writeback_hits::total                21328                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           78                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   78                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        52164                       # number of demand (read+write) hits
system.l27.demand_hits::total                   52165                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        52164                       # number of overall hits
system.l27.overall_hits::total                  52165                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        28406                       # number of ReadReq misses
system.l27.ReadReq_misses::total                28447                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        28406                       # number of demand (read+write) misses
system.l27.demand_misses::total                 28447                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        28406                       # number of overall misses
system.l27.overall_misses::total                28447                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     33133203                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  14595061474                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    14628194677                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     33133203                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  14595061474                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     14628194677                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     33133203                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  14595061474                       # number of overall miss cycles
system.l27.overall_miss_latency::total    14628194677                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        80492                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              80534                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        21328                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            21328                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           78                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               78                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        80570                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               80612                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        80570                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              80612                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.352905                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.353230                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.352563                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.352888                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.352563                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.352888                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 808126.902439                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 513802.065550                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 514226.269097                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 808126.902439                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 513802.065550                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 514226.269097                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 808126.902439                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 513802.065550                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 514226.269097                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                5207                       # number of writebacks
system.l27.writebacks::total                     5207                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        28406                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           28447                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        28406                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            28447                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        28406                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           28447                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     30189335                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  12555031441                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  12585220776                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     30189335                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  12555031441                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  12585220776                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     30189335                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  12555031441                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  12585220776                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.352905                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.353230                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.352563                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.352888                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.352563                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.352888                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 736325.243902                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 441985.194712                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 442409.420185                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 736325.243902                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 441985.194712                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 442409.420185                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 736325.243902                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 441985.194712                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 442409.420185                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.322527                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012172642                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950236.304432                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.322527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058209                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830645                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12164550                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12164550                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12164550                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12164550                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12164550                       # number of overall hits
system.cpu0.icache.overall_hits::total       12164550                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     35715358                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     35715358                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     35715358                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     35715358                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     35715358                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     35715358                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12164598                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12164598                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12164598                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12164598                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12164598                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12164598                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744069.958333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744069.958333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744069.958333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744069.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744069.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744069.958333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29809511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29809511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29809511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29809511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29809511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29809511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805662.459459                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 805662.459459                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56233                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172660244                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56489                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3056.528598                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.816016                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.183984                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8582294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8582294                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17758                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15841516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15841516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15841516                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15841516                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191507                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191507                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5656                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5656                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197163                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197163                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197163                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197163                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45001045013                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45001045013                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2203777507                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2203777507                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47204822520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47204822520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47204822520                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47204822520                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8773801                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8773801                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16038679                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16038679                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16038679                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16038679                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021827                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021827                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000779                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000779                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 234983.812670                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 234983.812670                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 389635.344236                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 389635.344236                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 239420.289405                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 239420.289405                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 239420.289405                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 239420.289405                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     15958756                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 187750.070588                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23774                       # number of writebacks
system.cpu0.dcache.writebacks::total            23774                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135435                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5495                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5495                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140930                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140930                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56072                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56233                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56233                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9994692339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9994692339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13154622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13154622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10007846961                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10007846961                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10007846961                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10007846961                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006391                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006391                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003506                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003506                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003506                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003506                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178247.473588                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178247.473588                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 81705.726708                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81705.726708                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177971.066118                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177971.066118                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177971.066118                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177971.066118                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               519.299396                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012173933                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1946488.332692                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.299396                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059775                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.832211                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12165841                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12165841                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12165841                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12165841                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12165841                       # number of overall hits
system.cpu1.icache.overall_hits::total       12165841                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     36634339                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36634339                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     36634339                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36634339                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     36634339                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36634339                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12165892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12165892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12165892                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12165892                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12165892                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12165892                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 718320.372549                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 718320.372549                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 718320.372549                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 718320.372549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 718320.372549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 718320.372549                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     31903006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31903006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     31903006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31903006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     31903006                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31903006                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 839552.789474                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 839552.789474                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 839552.789474                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 839552.789474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 839552.789474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 839552.789474                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 55729                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172654345                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55985                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3083.939359                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.817985                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.182015                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913352                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086648                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8576270                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8576270                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7259304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7259304                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17801                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17801                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16710                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15835574                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15835574                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15835574                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15835574                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189103                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189103                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5618                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5618                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       194721                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        194721                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       194721                       # number of overall misses
system.cpu1.dcache.overall_misses::total       194721                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  44601357486                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44601357486                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2167925462                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2167925462                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  46769282948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46769282948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  46769282948                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46769282948                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8765373                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8765373                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7264922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7264922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16030295                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16030295                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16030295                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16030295                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021574                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021574                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000773                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000773                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012147                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 235857.482356                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 235857.482356                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 385889.188679                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 385889.188679                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240186.127577                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240186.127577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240186.127577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240186.127577                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     14412787                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             86                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 167590.546512                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23743                       # number of writebacks
system.cpu1.dcache.writebacks::total            23743                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       133535                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       133535                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5457                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5457                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138992                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138992                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        55568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        55568                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          161                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        55729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        55729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        55729                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55729                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9966816343                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9966816343                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     12511157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12511157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9979327500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9979327500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9979327500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9979327500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006339                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006339                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003476                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003476                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003476                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003476                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 179362.516970                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 179362.516970                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77709.049689                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77709.049689                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 179068.842075                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 179068.842075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 179068.842075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 179068.842075                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               558.101205                       # Cycle average of tags in use
system.cpu2.icache.total_refs               931065426                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1656700.046263                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    32.911665                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.189540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.052743                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841650                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.894393                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12368243                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12368243                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12368243                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12368243                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12368243                       # number of overall hits
system.cpu2.icache.overall_hits::total       12368243                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     30574808                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     30574808                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     30574808                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     30574808                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     30574808                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     30574808                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12368292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12368292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12368292                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12368292                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12368292                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12368292                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 623975.673469                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 623975.673469                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 623975.673469                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 623975.673469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 623975.673469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 623975.673469                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     23847315                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     23847315                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     23847315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     23847315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     23847315                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     23847315                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 681351.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 681351.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55299                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224755451                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55555                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4045.638574                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   203.168071                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    52.831929                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.793625                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.206375                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18167879                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18167879                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3501530                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3501530                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8272                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8272                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8216                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21669409                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21669409                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21669409                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21669409                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       189990                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       189990                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          349                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          349                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       190339                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190339                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       190339                       # number of overall misses
system.cpu2.dcache.overall_misses::total       190339                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43224037140                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43224037140                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30144029                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30144029                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43254181169                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43254181169                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43254181169                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43254181169                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18357869                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18357869                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3501879                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3501879                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21859748                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21859748                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21859748                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21859748                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010349                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010349                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000100                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008707                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008707                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008707                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008707                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227506.906363                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227506.906363                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86372.575931                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86372.575931                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 227248.126600                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 227248.126600                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 227248.126600                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 227248.126600                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7095                       # number of writebacks
system.cpu2.dcache.writebacks::total             7095                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       134763                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       134763                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          277                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       135040                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       135040                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       135040                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       135040                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55227                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55227                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55299                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55299                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55299                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55299                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9151683795                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9151683795                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4715702                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4715702                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9156399497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9156399497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9156399497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9156399497                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002530                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002530                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002530                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 165710.319137                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 165710.319137                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65495.861111                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65495.861111                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 165579.838641                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 165579.838641                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 165579.838641                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 165579.838641                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               581.251017                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1041454106                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1777225.436860                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.731418                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   540.519599                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065275                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.866217                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.931492                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11871325                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11871325                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11871325                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11871325                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11871325                       # number of overall hits
system.cpu3.icache.overall_hits::total       11871325                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     46325479                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     46325479                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     46325479                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     46325479                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     46325479                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     46325479                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11871385                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11871385                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11871385                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11871385                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11871385                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11871385                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 772091.316667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 772091.316667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 772091.316667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 772091.316667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 772091.316667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 772091.316667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     34236489                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     34236489                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     34236489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     34236489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     34236489                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     34236489                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 796197.418605                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 796197.418605                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 796197.418605                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 796197.418605                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 796197.418605                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 796197.418605                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 80499                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               449721555                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 80755                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5568.962355                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.908565                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.091435                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437143                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562857                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     31118778                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       31118778                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     17041882                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17041882                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8335                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8335                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8316                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8316                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     48160660                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        48160660                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     48160660                       # number of overall hits
system.cpu3.dcache.overall_hits::total       48160660                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       289824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       289824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          279                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          279                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       290103                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        290103                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       290103                       # number of overall misses
system.cpu3.dcache.overall_misses::total       290103                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  72525886033                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  72525886033                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     27448728                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     27448728                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  72553334761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  72553334761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  72553334761                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  72553334761                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     31408602                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     31408602                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     17042161                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     17042161                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8316                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8316                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     48450763                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     48450763                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     48450763                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     48450763                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009228                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009228                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005988                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005988                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005988                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005988                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 250241.132663                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 250241.132663                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 98382.537634                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98382.537634                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 250095.086094                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 250095.086094                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 250095.086094                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 250095.086094                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21257                       # number of writebacks
system.cpu3.dcache.writebacks::total            21257                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       209403                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       209403                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          201                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       209604                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       209604                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       209604                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       209604                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        80421                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        80421                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           78                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        80499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        80499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        80499                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        80499                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  18665524459                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18665524459                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5325541                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5325541                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  18670850000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18670850000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  18670850000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18670850000                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001661                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001661                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 232097.641897                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 232097.641897                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68276.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68276.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 231938.906073                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 231938.906073                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 231938.906073                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 231938.906073                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               494.472685                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1014512567                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2045388.239919                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    39.472685                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.063258                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.792424                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12723609                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12723609                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12723609                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12723609                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12723609                       # number of overall hits
system.cpu4.icache.overall_hits::total       12723609                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     78324903                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     78324903                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     78324903                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     78324903                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     78324903                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     78324903                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12723661                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12723661                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12723661                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12723661                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12723661                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12723661                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1506248.134615                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1506248.134615                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1506248.134615                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1506248.134615                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1506248.134615                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1506248.134615                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       171831                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       171831                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     53796433                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     53796433                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     53796433                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     53796433                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     53796433                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     53796433                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1312108.121951                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1312108.121951                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1312108.121951                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1312108.121951                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1312108.121951                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1312108.121951                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 37642                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164763635                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 37898                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4347.554884                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.507497                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.492503                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912139                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087861                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     10148814                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       10148814                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7539981                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7539981                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19544                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19544                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        18338                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        18338                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17688795                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17688795                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17688795                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17688795                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        96852                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        96852                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2237                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2237                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        99089                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         99089                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        99089                       # number of overall misses
system.cpu4.dcache.overall_misses::total        99089                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  13284491555                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  13284491555                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    143509624                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    143509624                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  13428001179                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  13428001179                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  13428001179                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  13428001179                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     10245666                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     10245666                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7542218                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7542218                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        18338                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        18338                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17787884                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17787884                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17787884                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17787884                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009453                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009453                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000297                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005571                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005571                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137162.800510                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137162.800510                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64152.715244                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64152.715244                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 135514.549334                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 135514.549334                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 135514.549334                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 135514.549334                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        26388                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets  5277.600000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9841                       # number of writebacks
system.cpu4.dcache.writebacks::total             9841                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        59428                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        59428                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         2019                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2019                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        61447                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        61447                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        61447                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        61447                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        37424                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        37424                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          218                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        37642                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        37642                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        37642                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        37642                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5051233236                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5051233236                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15894472                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15894472                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5067127708                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5067127708                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5067127708                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5067127708                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002116                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002116                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 134973.098440                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 134973.098440                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72910.422018                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72910.422018                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 134613.668455                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 134613.668455                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 134613.668455                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 134613.668455                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               518.007672                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011268948                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1948495.082852                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    43.007672                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.068923                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.830140                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12573113                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12573113                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12573113                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12573113                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12573113                       # number of overall hits
system.cpu5.icache.overall_hits::total       12573113                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     51196141                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     51196141                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     51196141                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     51196141                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     51196141                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     51196141                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12573169                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12573169                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12573169                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12573169                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12573169                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12573169                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 914216.803571                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 914216.803571                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 914216.803571                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 914216.803571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 914216.803571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 914216.803571                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     40852604                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     40852604                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     40852604                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     40852604                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     40852604                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     40852604                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 928468.272727                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 928468.272727                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 928468.272727                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 928468.272727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 928468.272727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 928468.272727                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 42220                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166876382                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 42476                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3928.721678                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.392991                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.607009                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911691                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088309                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8656980                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8656980                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7287278                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7287278                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18949                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18949                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17549                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17549                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15944258                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15944258                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15944258                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15944258                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       135351                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       135351                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          955                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          955                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       136306                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        136306                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       136306                       # number of overall misses
system.cpu5.dcache.overall_misses::total       136306                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  24954569862                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  24954569862                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     80549087                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     80549087                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  25035118949                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  25035118949                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  25035118949                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  25035118949                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8792331                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8792331                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7288233                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7288233                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17549                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17549                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16080564                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16080564                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16080564                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16080564                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015394                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015394                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008476                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008476                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008476                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008476                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 184369.305450                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 184369.305450                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84344.593717                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84344.593717                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 183668.502847                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 183668.502847                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 183668.502847                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 183668.502847                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        10349                       # number of writebacks
system.cpu5.dcache.writebacks::total            10349                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        93292                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        93292                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          794                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          794                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        94086                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        94086                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        94086                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        94086                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        42059                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        42059                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          161                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        42220                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        42220                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        42220                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        42220                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   6177240396                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6177240396                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     10391553                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     10391553                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6187631949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6187631949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6187631949                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6187631949                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002626                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002626                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 146870.833734                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 146870.833734                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64543.807453                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64543.807453                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 146556.891260                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 146556.891260                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 146556.891260                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 146556.891260                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               580.579129                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1041444030                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1783294.571918                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.503937                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.075191                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.063308                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867108                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930415                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11861249                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11861249                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11861249                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11861249                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11861249                       # number of overall hits
system.cpu6.icache.overall_hits::total       11861249                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     47765095                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     47765095                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     47765095                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     47765095                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     47765095                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     47765095                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11861307                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11861307                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11861307                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11861307                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11861307                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11861307                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 823536.120690                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 823536.120690                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 823536.120690                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 823536.120690                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 823536.120690                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 823536.120690                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     36279543                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     36279543                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     36279543                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     36279543                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     36279543                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     36279543                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 884866.902439                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 884866.902439                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 884866.902439                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 884866.902439                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 884866.902439                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 884866.902439                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80409                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               449674038                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 80665                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5574.586723                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908459                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091541                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437142                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562858                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31087908                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31087908                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17025250                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17025250                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8328                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8328                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8308                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8308                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     48113158                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        48113158                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     48113158                       # number of overall hits
system.cpu6.dcache.overall_hits::total       48113158                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       289182                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       289182                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          279                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          279                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       289461                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        289461                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       289461                       # number of overall misses
system.cpu6.dcache.overall_misses::total       289461                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  73032397874                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  73032397874                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     28015814                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     28015814                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  73060413688                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  73060413688                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  73060413688                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  73060413688                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     31377090                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     31377090                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17025529                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17025529                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8308                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8308                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     48402619                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     48402619                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     48402619                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     48402619                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009216                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009216                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005980                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005980                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005980                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005980                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 252548.214875                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 252548.214875                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 100415.103943                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 100415.103943                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 252401.579791                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 252401.579791                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 252401.579791                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 252401.579791                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21220                       # number of writebacks
system.cpu6.dcache.writebacks::total            21220                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       208851                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       208851                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          201                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       209052                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       209052                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       209052                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       209052                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80331                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80331                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80409                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80409                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80409                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80409                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  18773886462                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  18773886462                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5373721                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5373721                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  18779260183                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  18779260183                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  18779260183                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  18779260183                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001661                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001661                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 233706.619636                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 233706.619636                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68893.858974                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68893.858974                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 233546.744556                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 233546.744556                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 233546.744556                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 233546.744556                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               580.692462                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1041468991                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1780288.873504                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    40.521760                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   540.170702                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.064939                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.865658                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.930597                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11886210                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11886210                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11886210                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11886210                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11886210                       # number of overall hits
system.cpu7.icache.overall_hits::total       11886210                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           63                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           63                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           63                       # number of overall misses
system.cpu7.icache.overall_misses::total           63                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     48415939                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     48415939                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     48415939                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     48415939                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     48415939                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     48415939                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11886273                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11886273                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11886273                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11886273                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11886273                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11886273                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 768506.968254                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 768506.968254                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 768506.968254                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 768506.968254                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 768506.968254                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 768506.968254                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           21                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           21                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     33550826                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     33550826                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     33550826                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     33550826                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     33550826                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     33550826                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 798829.190476                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 798829.190476                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 798829.190476                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 798829.190476                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 798829.190476                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 798829.190476                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 80570                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               449776597                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 80826                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5564.751404                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.907647                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.092353                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437139                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562861                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     31154081                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       31154081                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     17061604                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      17061604                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8344                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8344                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8324                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8324                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     48215685                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        48215685                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     48215685                       # number of overall hits
system.cpu7.dcache.overall_hits::total       48215685                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       290108                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       290108                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          274                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       290382                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        290382                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       290382                       # number of overall misses
system.cpu7.dcache.overall_misses::total       290382                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  71651184994                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  71651184994                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     25610922                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     25610922                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  71676795916                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  71676795916                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  71676795916                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  71676795916                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     31444189                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     31444189                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     17061878                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     17061878                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8324                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8324                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     48506067                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     48506067                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     48506067                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     48506067                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009226                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009226                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005987                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005987                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005987                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005987                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 246981.072545                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 246981.072545                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 93470.518248                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 93470.518248                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 246836.222342                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 246836.222342                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 246836.222342                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 246836.222342                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        21328                       # number of writebacks
system.cpu7.dcache.writebacks::total            21328                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       209616                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       209616                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          196                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          196                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       209812                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       209812                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       209812                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       209812                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        80492                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        80492                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           78                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        80570                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        80570                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        80570                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        80570                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  18398108961                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  18398108961                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5397309                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5397309                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  18403506270                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  18403506270                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  18403506270                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  18403506270                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001661                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001661                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 228570.652500                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 228570.652500                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69196.269231                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69196.269231                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 228416.361797                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 228416.361797                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 228416.361797                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 228416.361797                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
