
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[RFC,2/2] powerpc/8xx: Perf events on PPC 8xx - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [RFC,2/2] powerpc/8xx: Perf events on PPC 8xx</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=11492">LEROY Christophe</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Dec. 13, 2016, 6:19 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;8f8cb2298b929e0db5181c273b638ea6f5bf41e0.1481652710.git.christophe.leroy@c-s.fr&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9472973/mbox/"
   >mbox</a>
|
   <a href="/patch/9472973/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9472973/">/patch/9472973/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	A0083607EE for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 13 Dec 2016 18:19:54 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 89B49285FD
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 13 Dec 2016 18:19:54 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 7E7B52864C; Tue, 13 Dec 2016 18:19:54 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id CCCFB28645
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 13 Dec 2016 18:19:52 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753629AbcLMSTs (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 13 Dec 2016 13:19:48 -0500
Received: from pegase1.c-s.fr ([93.17.236.30]:58779 &quot;EHLO pegase1.c-s.fr&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1753528AbcLMSTp (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 13 Dec 2016 13:19:45 -0500
Received: from localhost (unknown [192.168.12.234])
	by localhost (Postfix) with ESMTP id 3tdSfR1Fndz9ttFd;
	Tue, 13 Dec 2016 19:19:43 +0100 (CET)
X-Virus-Scanned: Debian amavisd-new at c-s.fr
Received: from pegase1.c-s.fr ([192.168.12.234])
	by localhost (pegase1.c-s.fr [192.168.12.234]) (amavisd-new,
	port 10024)
	with ESMTP id ot3heCfZNShS; Tue, 13 Dec 2016 19:19:43 +0100 (CET)
Received: from messagerie.si.c-s.fr (messagerie.si.c-s.fr [192.168.25.192])
	by pegase1.c-s.fr (Postfix) with ESMTP id 3tdSfR060cz9ttDs;
	Tue, 13 Dec 2016 19:19:43 +0100 (CET)
Received: from localhost (localhost [127.0.0.1])
	by messagerie.si.c-s.fr (Postfix) with ESMTP id 315038B7F8;
	Tue, 13 Dec 2016 19:19:44 +0100 (CET)
X-Virus-Scanned: amavisd-new at c-s.fr
Received: from messagerie.si.c-s.fr ([127.0.0.1])
	by localhost (messagerie.si.c-s.fr [127.0.0.1]) (amavisd-new,
	port 10023)
	with ESMTP id 8APgzglFXLVI; Tue, 13 Dec 2016 19:19:44 +0100 (CET)
Received: from PO15451.localdomain (po15451.idsi0.si.c-s.fr [172.25.231.2])
	by messagerie.si.c-s.fr (Postfix) with ESMTP id EA3F18B7F2;
	Tue, 13 Dec 2016 19:19:43 +0100 (CET)
Received: by localhost.localdomain (Postfix, from userid 0)
	id EB11067FA0; Tue, 13 Dec 2016 19:19:43 +0100 (CET)
Message-Id: &lt;8f8cb2298b929e0db5181c273b638ea6f5bf41e0.1481652710.git.christophe.leroy@c-s.fr&gt;
In-Reply-To: &lt;cover.1481652710.git.christophe.leroy@c-s.fr&gt;
References: &lt;cover.1481652710.git.christophe.leroy@c-s.fr&gt;
From: Christophe Leroy &lt;christophe.leroy@c-s.fr&gt;
Subject: [RFC 2/2] powerpc/8xx: Perf events on PPC 8xx
To: Benjamin Herrenschmidt &lt;benh@kernel.crashing.org&gt;,
	Paul Mackerras &lt;paulus@samba.org&gt;, Michael Ellerman &lt;mpe@ellerman.id.au&gt;,
	Scott Wood &lt;oss@buserror.net&gt;, Peter Zijlstra &lt;peterz@infradead.org&gt;,
	Ingo Molnar &lt;mingo@redhat.com&gt;,
	Arnaldo Carvalho de Melo &lt;acme@kernel.org&gt;
Cc: linux-kernel@vger.kernel.org, linuxppc-dev@lists.ozlabs.org,
	Alexander Shishkin &lt;alexander.shishkin@linux.intel.com&gt;
Date: Tue, 13 Dec 2016 19:19:43 +0100 (CET)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=11492">LEROY Christophe</a> - Dec. 13, 2016, 6:19 p.m.</div>
<pre class="content">
The 8xx has no PMU, however some events can be emulated by other means.

This patch implements the following 4 events:
  cpu-cycles OR cycles                               [Hardware event]
  instructions                                       [Hardware event]
  dTLB-load-misses                                   [Hardware cache event]
  iTLB-load-misses                                   [Hardware cache event]

&#39;cycles&#39; event is implemented using the timebase clock. Timebase clock
corresponds to CPU clock divided by 16, so number of cycles is
approximatly 16 times the number of TB ticks

&#39;instructions&#39; is calculated by using instruction watchpoint counter.
We set counter A to count instructions at address greater than 0,
hence we count all instructions executed while MSR RI bit is set.
The counter is set to the maximum which is 0xffff. Every 65535
instructions, debug instruction breakpoint exception fires. The
exception handler increments a counter in memory which then
represent the upper part of the instruction counter.

On the 8xx, TLB misses are handled by software. It is therefore
easy to count all TLB misses.
<span class="signed-off-by">
Signed-off-by: Christophe Leroy &lt;christophe.leroy@c-s.fr&gt;</span>
---
 arch/powerpc/include/asm/reg.h         |   2 +
 arch/powerpc/include/asm/reg_8xx.h     |   3 +
 arch/powerpc/kernel/head_8xx.S         |  45 +++++++-
 arch/powerpc/perf/8xx-pmu.c            | 181 +++++++++++++++++++++++++++++++++
 arch/powerpc/perf/Makefile             |   2 +
 arch/powerpc/platforms/Kconfig.cputype |   7 ++
 6 files changed, 237 insertions(+), 3 deletions(-)
 create mode 100644 arch/powerpc/perf/8xx-pmu.c
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=137">Peter Zijlstra</a> - Dec. 14, 2016, 9:16 a.m.</div>
<pre class="content">
On Tue, Dec 13, 2016 at 07:19:43PM +0100, Christophe Leroy wrote:
<span class="quote">&gt; +int mpc8xx_pmu_event_init(struct perf_event *event)</span>
<span class="quote">&gt; +{</span>
<span class="quote">&gt; +	int type = event_type(event);</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +	switch (type) {</span>
<span class="quote">&gt; +	case PERF_8xx_ID_CPU_CYCLES:</span>
<span class="quote">&gt; +	case PERF_8xx_ID_ITLB_LOAD_MISS:</span>
<span class="quote">&gt; +	case PERF_8xx_ID_DTLB_LOAD_MISS:</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	case PERF_8xx_ID_HW_INSTRUCTIONS:</span>
<span class="quote">&gt; +		mtspr(SPRN_CMPA, 0);</span>

Should that not live in init_mpc8xx_pmu() ?

Afaict its a one time setup thing.
<span class="quote">
&gt; +		break;</span>
<span class="quote">&gt; +	default:</span>
<span class="quote">&gt; +		return type;</span>
<span class="quote">&gt; +	}</span>
<span class="quote">&gt; +	return 0;</span>
<span class="quote">&gt; +}</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +int mpc8xx_pmu_add(struct perf_event *event, int flags)</span>
<span class="quote">&gt; +{</span>
<span class="quote">&gt; +	int type = event_type(event);</span>
<span class="quote">&gt; +	s64 val;</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +	switch (type) {</span>
<span class="quote">&gt; +	case PERF_8xx_ID_CPU_CYCLES:</span>
<span class="quote">&gt; +		val = get_tb();</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	case PERF_8xx_ID_HW_INSTRUCTIONS:</span>
<span class="quote">&gt; +		val = (instruction_counter &lt;&lt; 16) | 0xffff;</span>
<span class="quote">&gt; +		mtspr(SPRN_COUNTA, 0xffff0001);</span>
<span class="quote">&gt; +		mtspr(SPRN_ICTRL, 0xc0080007);</span>
<span class="quote">&gt; +		break;</span>

So this sets up the counter and starts counting, right?

What happens if someone adds two events of this type?

Also, typical implementations would do:

	if (flags &amp; PERF_EF_START)
		mpc8xx_pmu_start(event, flags);
<span class="quote">

&gt; +	case PERF_8xx_ID_ITLB_LOAD_MISS:</span>
<span class="quote">&gt; +		val = itlb_miss_counter;</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	case PERF_8xx_ID_DTLB_LOAD_MISS:</span>
<span class="quote">&gt; +		val = dtlb_miss_counter;</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	default:</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	}</span>
<span class="quote">&gt; +	local64_set(&amp;event-&gt;hw.prev_count, val);</span>

Right, so aside from that INSTRUCTION event, the rest is treated like
freerunning counters which is fine.
<span class="quote">
&gt; +	return 0;</span>
<span class="quote">&gt; +}</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +void mpc8xx_pmu_read(struct perf_event *event)</span>
<span class="quote">&gt; +{</span>
<span class="quote">&gt; +	int type = event_type(event);</span>
<span class="quote">&gt; +	s64 prev, val, delta;</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +	prev = local64_read(&amp;event-&gt;hw.prev_count);</span>
<span class="quote">&gt; +	switch (type) {</span>
<span class="quote">&gt; +	case PERF_8xx_ID_CPU_CYCLES:</span>
<span class="quote">&gt; +		val = get_tb();</span>
<span class="quote">&gt; +		delta = 16 * (val - prev);</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	case PERF_8xx_ID_HW_INSTRUCTIONS:</span>
<span class="quote">&gt; +		mtspr(SPRN_ICTRL, 7);</span>
<span class="quote">&gt; +		val = (instruction_counter &lt;&lt; 16) | (0xffff - (mfspr(SPRN_COUNTA) &gt;&gt; 16));</span>
<span class="quote">&gt; +		mtspr(SPRN_ICTRL, 0xc0080007);</span>
<span class="quote">&gt; +		delta = val - prev;</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	case PERF_8xx_ID_ITLB_LOAD_MISS:</span>
<span class="quote">&gt; +		val = itlb_miss_counter;</span>
<span class="quote">&gt; +		delta = val - prev;</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	case PERF_8xx_ID_DTLB_LOAD_MISS:</span>
<span class="quote">&gt; +		val = dtlb_miss_counter;</span>
<span class="quote">&gt; +		delta = val - prev;</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	default:</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	}</span>
<span class="quote">&gt; +	local64_set(&amp;event-&gt;hw.prev_count, val);</span>
<span class="quote">&gt; +	local64_add(delta, &amp;event-&gt;count);</span>
<span class="quote">&gt; +}</span>

So there is one case, where we group this event with a software hrtimer
event and the hrtimer would call ::read() from interrupt context while
you&#39;re already in ::read().

This seems to suggest you still need a cmpxchg() loop to update, no?
<span class="quote">
&gt; +void mpc8xx_pmu_del(struct perf_event *event, int flags)</span>
<span class="quote">&gt; +{</span>
<span class="quote">&gt; +	int type = event_type(event);</span>
<span class="quote">&gt; +	s64 prev, val;</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +	prev = local64_read(&amp;event-&gt;hw.prev_count);</span>
<span class="quote">&gt; +	switch (type) {</span>
<span class="quote">&gt; +	case PERF_8xx_ID_HW_INSTRUCTIONS:</span>
<span class="quote">&gt; +		mtspr(SPRN_ICTRL, 7);</span>
<span class="quote">&gt; +		val = (instruction_counter &lt;&lt; 16) | (0xffff - (mfspr(SPRN_COUNTA) &gt;&gt; 16));</span>
<span class="quote">&gt; +		local64_add(val - prev, &amp;event-&gt;count);</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	case PERF_8xx_ID_CPU_CYCLES:</span>
<span class="quote">&gt; +	case PERF_8xx_ID_ITLB_LOAD_MISS:</span>
<span class="quote">&gt; +	case PERF_8xx_ID_DTLB_LOAD_MISS:</span>
<span class="quote">&gt; +		mpc8xx_pmu_read(event);</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	default:</span>
<span class="quote">&gt; +		break;</span>
<span class="quote">&gt; +	}</span>

Right, so you make all del()&#39;s imply PERF_EF_UPDATE, which is fine.
<span class="quote">
&gt; +}</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +void mpc8xx_pmu_start(struct perf_event *event, int flags)</span>
<span class="quote">&gt; +{</span>
<span class="quote">&gt; +}</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +void mpc8xx_pmu_stop(struct perf_event *event, int flags)</span>
<span class="quote">&gt; +{</span>
<span class="quote">&gt; +}</span>

So I think you can get away with doing this because the PMU doesn&#39;t do
sampling, which is what would normally start/stop already programmed
counters.
<span class="quote">
&gt; +static struct pmu mpc8xx_pmu = {</span>
<span class="quote">&gt; +	.event_init	= mpc8xx_pmu_event_init,</span>
<span class="quote">&gt; +	.add		= mpc8xx_pmu_add,</span>
<span class="quote">&gt; +	.del		= mpc8xx_pmu_del,</span>
<span class="quote">&gt; +	.start		= mpc8xx_pmu_start,</span>
<span class="quote">&gt; +	.stop		= mpc8xx_pmu_stop,</span>
<span class="quote">&gt; +	.read		= mpc8xx_pmu_read,</span>

	.capabilities	= PERF_PMU_CAP_NO_INTERRUPT |
			  PERF_PMU_CAP_NO_NMI,
<span class="quote">
&gt; +};</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +static int init_mpc8xx_pmu(void)</span>
<span class="quote">&gt; +{</span>
<span class="quote">&gt; +	return perf_pmu_register(&amp;mpc8xx_pmu, &quot;cpu&quot;, PERF_TYPE_RAW);</span>
<span class="quote">&gt; +}</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +early_initcall(init_mpc8xx_pmu);</span>
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/powerpc/include/asm/reg.h b/arch/powerpc/include/asm/reg.h</span>
<span class="p_header">index 0d4531a..9098b35 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/reg.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/reg.h</span>
<span class="p_chunk">@@ -548,7 +548,9 @@</span> <span class="p_context"></span>
 #define SPRN_IBAT7U	0x236		/* Instruction BAT 7 Upper Register */
 #define SPRN_ICMP	0x3D5		/* Instruction TLB Compare Register */
 #define SPRN_ICTC	0x3FB	/* Instruction Cache Throttling Control Reg */
<span class="p_add">+#ifndef SPRN_ICTRL</span>
 #define SPRN_ICTRL	0x3F3	/* 1011 7450 icache and interrupt ctrl */
<span class="p_add">+#endif</span>
 #define ICTRL_EICE	0x08000000	/* enable icache parity errs */
 #define ICTRL_EDC	0x04000000	/* enable dcache parity errs */
 #define ICTRL_EICP	0x00000100	/* enable icache par. check */
<span class="p_header">diff --git a/arch/powerpc/include/asm/reg_8xx.h b/arch/powerpc/include/asm/reg_8xx.h</span>
<span class="p_header">index 52f3684..ae16fef 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/reg_8xx.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/reg_8xx.h</span>
<span class="p_chunk">@@ -31,10 +31,13 @@</span> <span class="p_context"></span>
 #define SPRN_NRI	82	/* Non recoverable interrupt (EE=0, RI=0) */
 
 /* Debug registers */
<span class="p_add">+#define SPRN_CMPA	144</span>
<span class="p_add">+#define SPRN_COUNTA	150</span>
 #define SPRN_CMPE	152
 #define SPRN_CMPF	153
 #define SPRN_LCTRL1	156
 #define SPRN_LCTRL2	157
<span class="p_add">+#define SPRN_ICTRL	158</span>
 #define SPRN_BAR	159
 
 /* Commands.  Only the first few are available to the instruction cache.
<span class="p_header">diff --git a/arch/powerpc/kernel/head_8xx.S b/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_header">index 5fcbd79..253a2ef 100644</span>
<span class="p_header">--- a/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_header">+++ b/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_chunk">@@ -329,6 +329,12 @@</span> <span class="p_context"> InstructionTLBMiss:</span>
 	mtspr	SPRN_SPRG_SCRATCH2, r3
 #endif
 	EXCEPTION_PROLOG_0
<span class="p_add">+#ifdef CONFIG_PPC_8xx_PERF_EVENT</span>
<span class="p_add">+	lis	r10, (itlb_miss_counter - PAGE_OFFSET)@ha</span>
<span class="p_add">+	lwz	r11, (itlb_miss_counter - PAGE_OFFSET)@l(r10)</span>
<span class="p_add">+	addi	r11, r11, 1</span>
<span class="p_add">+	stw	r11, (itlb_miss_counter - PAGE_OFFSET)@l(r10)</span>
<span class="p_add">+#endif</span>
 
 	/* If we are faulting a kernel address, we have to use the
 	 * kernel page tables.
<span class="p_chunk">@@ -430,6 +436,12 @@</span> <span class="p_context"> DataStoreTLBMiss:</span>
 	mtspr	SPRN_SPRG_SCRATCH2, r3
 	EXCEPTION_PROLOG_0
 	mfcr	r3
<span class="p_add">+#ifdef CONFIG_PPC_8xx_PERF_EVENT</span>
<span class="p_add">+	lis	r10, (dtlb_miss_counter - PAGE_OFFSET)@ha</span>
<span class="p_add">+	lwz	r11, (dtlb_miss_counter - PAGE_OFFSET)@l(r10)</span>
<span class="p_add">+	addi	r11, r11, 1</span>
<span class="p_add">+	stw	r11, (dtlb_miss_counter - PAGE_OFFSET)@l(r10)</span>
<span class="p_add">+#endif</span>
 
 	/* If we are faulting a kernel address, we have to use the
 	 * kernel page tables.
<span class="p_chunk">@@ -625,7 +637,21 @@</span> <span class="p_context"> DataBreakpoint:</span>
 	EXCEPTION_EPILOG_0
 	rfi
 
<span class="p_del">-	EXCEPTION(0x1d00, Trap_1d, unknown_exception, EXC_XFER_EE)</span>
<span class="p_add">+	. = 0x1d00</span>
<span class="p_add">+InstructionBreakpoint:</span>
<span class="p_add">+	EXCEPTION_PROLOG_0</span>
<span class="p_add">+#ifdef CONFIG_PPC_8xx_PERF_EVENT</span>
<span class="p_add">+	lis	r10, (instruction_counter - PAGE_OFFSET)@ha</span>
<span class="p_add">+	lwz	r11, (instruction_counter - PAGE_OFFSET)@l(r10)</span>
<span class="p_add">+	addi	r11, r11, 1</span>
<span class="p_add">+	stw	r11, (instruction_counter - PAGE_OFFSET)@l(r10)</span>
<span class="p_add">+	lis	r10, 0xffff</span>
<span class="p_add">+	ori	r10, r10, 0x01</span>
<span class="p_add">+	mtspr	SPRN_COUNTA, r10</span>
<span class="p_add">+#endif</span>
<span class="p_add">+	EXCEPTION_EPILOG_0</span>
<span class="p_add">+	rfi</span>
<span class="p_add">+</span>
 	EXCEPTION(0x1e00, Trap_1e, unknown_exception, EXC_XFER_EE)
 	EXCEPTION(0x1f00, Trap_1f, unknown_exception, EXC_XFER_EE)
 
<span class="p_chunk">@@ -999,9 +1025,9 @@</span> <span class="p_context"> initial_mmu:</span>
 	lis	r8, IDC_ENABLE@h
 	mtspr	SPRN_DC_CST, r8
 #endif
<span class="p_del">-	/* Disable debug mode entry on data breakpoints */</span>
<span class="p_add">+	/* Disable debug mode entry on breakpoints */</span>
 	mfspr	r8, SPRN_DER
<span class="p_del">-	rlwinm	r8, r8, 0, ~0x8</span>
<span class="p_add">+	rlwinm	r8, r8, 0, ~0xc</span>
 	mtspr	SPRN_DER, r8
 	blr
 
<span class="p_chunk">@@ -1036,3 +1062,16 @@</span> <span class="p_context"> cpu6_errata_word:</span>
 	.space	16
 #endif
 
<span class="p_add">+#ifdef CONFIG_PPC_8xx_PERF_EVENT</span>
<span class="p_add">+	.globl	itlb_miss_counter</span>
<span class="p_add">+itlb_miss_counter:</span>
<span class="p_add">+	.space	4</span>
<span class="p_add">+</span>
<span class="p_add">+	.globl	dtlb_miss_counter</span>
<span class="p_add">+dtlb_miss_counter:</span>
<span class="p_add">+	.space	4</span>
<span class="p_add">+</span>
<span class="p_add">+	.globl	instruction_counter</span>
<span class="p_add">+instruction_counter:</span>
<span class="p_add">+	.space	4</span>
<span class="p_add">+#endif</span>
<span class="p_header">diff --git a/arch/powerpc/perf/8xx-pmu.c b/arch/powerpc/perf/8xx-pmu.c</span>
new file mode 100644
<span class="p_header">index 0000000..0988b6d</span>
<span class="p_header">--- /dev/null</span>
<span class="p_header">+++ b/arch/powerpc/perf/8xx-pmu.c</span>
<span class="p_chunk">@@ -0,0 +1,181 @@</span> <span class="p_context"></span>
<span class="p_add">+/*</span>
<span class="p_add">+ * Performance event support - PPC 8xx</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * Copyright 2016 Christophe Leroy, CS Systemes d&#39;Information</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * This program is free software; you can redistribute it and/or</span>
<span class="p_add">+ * modify it under the terms of the GNU General Public License</span>
<span class="p_add">+ * as published by the Free Software Foundation; either version</span>
<span class="p_add">+ * 2 of the License, or (at your option) any later version.</span>
<span class="p_add">+ */</span>
<span class="p_add">+</span>
<span class="p_add">+#include &lt;linux/kernel.h&gt;</span>
<span class="p_add">+#include &lt;linux/sched.h&gt;</span>
<span class="p_add">+#include &lt;linux/perf_event.h&gt;</span>
<span class="p_add">+#include &lt;linux/percpu.h&gt;</span>
<span class="p_add">+#include &lt;linux/hardirq.h&gt;</span>
<span class="p_add">+#include &lt;asm/pmc.h&gt;</span>
<span class="p_add">+#include &lt;asm/machdep.h&gt;</span>
<span class="p_add">+#include &lt;asm/firmware.h&gt;</span>
<span class="p_add">+#include &lt;asm/ptrace.h&gt;</span>
<span class="p_add">+</span>
<span class="p_add">+#define PERF_8xx_ID_CPU_CYCLES		1</span>
<span class="p_add">+#define PERF_8xx_ID_HW_INSTRUCTIONS	2</span>
<span class="p_add">+#define PERF_8xx_ID_ITLB_LOAD_MISS	3</span>
<span class="p_add">+#define PERF_8xx_ID_DTLB_LOAD_MISS	4</span>
<span class="p_add">+</span>
<span class="p_add">+#define C(x)	PERF_COUNT_HW_CACHE_##x</span>
<span class="p_add">+#define DTLB_LOAD_MISS	(C(DTLB) | (C(OP_READ) &lt;&lt; 8) | (C(RESULT_MISS) &lt;&lt; 16))</span>
<span class="p_add">+#define ITLB_LOAD_MISS	(C(ITLB) | (C(OP_READ) &lt;&lt; 8) | (C(RESULT_MISS) &lt;&lt; 16))</span>
<span class="p_add">+</span>
<span class="p_add">+extern unsigned long itlb_miss_counter, dtlb_miss_counter, instruction_counter;</span>
<span class="p_add">+</span>
<span class="p_add">+int event_type(struct perf_event *event)</span>
<span class="p_add">+{</span>
<span class="p_add">+	switch (event-&gt;attr.type) {</span>
<span class="p_add">+	case PERF_TYPE_HARDWARE:</span>
<span class="p_add">+		if (event-&gt;attr.config == PERF_COUNT_HW_CPU_CYCLES)</span>
<span class="p_add">+			return PERF_8xx_ID_CPU_CYCLES;</span>
<span class="p_add">+		if (event-&gt;attr.config == PERF_COUNT_HW_INSTRUCTIONS)</span>
<span class="p_add">+			return PERF_8xx_ID_HW_INSTRUCTIONS;</span>
<span class="p_add">+		break;</span>
<span class="p_add">+</span>
<span class="p_add">+	case PERF_TYPE_HW_CACHE:</span>
<span class="p_add">+		if (event-&gt;attr.config == ITLB_LOAD_MISS)</span>
<span class="p_add">+			return PERF_8xx_ID_ITLB_LOAD_MISS;</span>
<span class="p_add">+		if (event-&gt;attr.config == DTLB_LOAD_MISS)</span>
<span class="p_add">+			return PERF_8xx_ID_DTLB_LOAD_MISS;</span>
<span class="p_add">+		break;</span>
<span class="p_add">+</span>
<span class="p_add">+	case PERF_TYPE_RAW:</span>
<span class="p_add">+		break;</span>
<span class="p_add">+</span>
<span class="p_add">+	default:</span>
<span class="p_add">+		return -ENOENT;</span>
<span class="p_add">+	}</span>
<span class="p_add">+	return -EOPNOTSUPP;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
<span class="p_add">+int mpc8xx_pmu_event_init(struct perf_event *event)</span>
<span class="p_add">+{</span>
<span class="p_add">+	int type = event_type(event);</span>
<span class="p_add">+</span>
<span class="p_add">+	switch (type) {</span>
<span class="p_add">+	case PERF_8xx_ID_CPU_CYCLES:</span>
<span class="p_add">+	case PERF_8xx_ID_ITLB_LOAD_MISS:</span>
<span class="p_add">+	case PERF_8xx_ID_DTLB_LOAD_MISS:</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PERF_8xx_ID_HW_INSTRUCTIONS:</span>
<span class="p_add">+		mtspr(SPRN_CMPA, 0);</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	default:</span>
<span class="p_add">+		return type;</span>
<span class="p_add">+	}</span>
<span class="p_add">+	return 0;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+int mpc8xx_pmu_add(struct perf_event *event, int flags)</span>
<span class="p_add">+{</span>
<span class="p_add">+	int type = event_type(event);</span>
<span class="p_add">+	s64 val;</span>
<span class="p_add">+</span>
<span class="p_add">+	switch (type) {</span>
<span class="p_add">+	case PERF_8xx_ID_CPU_CYCLES:</span>
<span class="p_add">+		val = get_tb();</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PERF_8xx_ID_HW_INSTRUCTIONS:</span>
<span class="p_add">+		val = (instruction_counter &lt;&lt; 16) | 0xffff;</span>
<span class="p_add">+		mtspr(SPRN_COUNTA, 0xffff0001);</span>
<span class="p_add">+		mtspr(SPRN_ICTRL, 0xc0080007);</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PERF_8xx_ID_ITLB_LOAD_MISS:</span>
<span class="p_add">+		val = itlb_miss_counter;</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PERF_8xx_ID_DTLB_LOAD_MISS:</span>
<span class="p_add">+		val = dtlb_miss_counter;</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	default:</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	}</span>
<span class="p_add">+	local64_set(&amp;event-&gt;hw.prev_count, val);</span>
<span class="p_add">+	return 0;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+void mpc8xx_pmu_read(struct perf_event *event)</span>
<span class="p_add">+{</span>
<span class="p_add">+	int type = event_type(event);</span>
<span class="p_add">+	s64 prev, val, delta;</span>
<span class="p_add">+</span>
<span class="p_add">+	prev = local64_read(&amp;event-&gt;hw.prev_count);</span>
<span class="p_add">+	switch (type) {</span>
<span class="p_add">+	case PERF_8xx_ID_CPU_CYCLES:</span>
<span class="p_add">+		val = get_tb();</span>
<span class="p_add">+		delta = 16 * (val - prev);</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PERF_8xx_ID_HW_INSTRUCTIONS:</span>
<span class="p_add">+		mtspr(SPRN_ICTRL, 7);</span>
<span class="p_add">+		val = (instruction_counter &lt;&lt; 16) | (0xffff - (mfspr(SPRN_COUNTA) &gt;&gt; 16));</span>
<span class="p_add">+		mtspr(SPRN_ICTRL, 0xc0080007);</span>
<span class="p_add">+		delta = val - prev;</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PERF_8xx_ID_ITLB_LOAD_MISS:</span>
<span class="p_add">+		val = itlb_miss_counter;</span>
<span class="p_add">+		delta = val - prev;</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PERF_8xx_ID_DTLB_LOAD_MISS:</span>
<span class="p_add">+		val = dtlb_miss_counter;</span>
<span class="p_add">+		delta = val - prev;</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	default:</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	}</span>
<span class="p_add">+	local64_set(&amp;event-&gt;hw.prev_count, val);</span>
<span class="p_add">+	local64_add(delta, &amp;event-&gt;count);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+void mpc8xx_pmu_del(struct perf_event *event, int flags)</span>
<span class="p_add">+{</span>
<span class="p_add">+	int type = event_type(event);</span>
<span class="p_add">+	s64 prev, val;</span>
<span class="p_add">+</span>
<span class="p_add">+	prev = local64_read(&amp;event-&gt;hw.prev_count);</span>
<span class="p_add">+	switch (type) {</span>
<span class="p_add">+	case PERF_8xx_ID_HW_INSTRUCTIONS:</span>
<span class="p_add">+		mtspr(SPRN_ICTRL, 7);</span>
<span class="p_add">+		val = (instruction_counter &lt;&lt; 16) | (0xffff - (mfspr(SPRN_COUNTA) &gt;&gt; 16));</span>
<span class="p_add">+		local64_add(val - prev, &amp;event-&gt;count);</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PERF_8xx_ID_CPU_CYCLES:</span>
<span class="p_add">+	case PERF_8xx_ID_ITLB_LOAD_MISS:</span>
<span class="p_add">+	case PERF_8xx_ID_DTLB_LOAD_MISS:</span>
<span class="p_add">+		mpc8xx_pmu_read(event);</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	default:</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	}</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+void mpc8xx_pmu_start(struct perf_event *event, int flags)</span>
<span class="p_add">+{</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+void mpc8xx_pmu_stop(struct perf_event *event, int flags)</span>
<span class="p_add">+{</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static struct pmu mpc8xx_pmu = {</span>
<span class="p_add">+	.event_init	= mpc8xx_pmu_event_init,</span>
<span class="p_add">+	.add		= mpc8xx_pmu_add,</span>
<span class="p_add">+	.del		= mpc8xx_pmu_del,</span>
<span class="p_add">+	.start		= mpc8xx_pmu_start,</span>
<span class="p_add">+	.stop		= mpc8xx_pmu_stop,</span>
<span class="p_add">+	.read		= mpc8xx_pmu_read,</span>
<span class="p_add">+};</span>
<span class="p_add">+</span>
<span class="p_add">+static int init_mpc8xx_pmu(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	return perf_pmu_register(&amp;mpc8xx_pmu, &quot;cpu&quot;, PERF_TYPE_RAW);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+early_initcall(init_mpc8xx_pmu);</span>
<span class="p_header">diff --git a/arch/powerpc/perf/Makefile b/arch/powerpc/perf/Makefile</span>
<span class="p_header">index f102d53..4d606b9 100644</span>
<span class="p_header">--- a/arch/powerpc/perf/Makefile</span>
<span class="p_header">+++ b/arch/powerpc/perf/Makefile</span>
<span class="p_chunk">@@ -13,5 +13,7 @@</span> <span class="p_context"> obj-$(CONFIG_FSL_EMB_PERF_EVENT_E500) += e500-pmu.o e6500-pmu.o</span>
 
 obj-$(CONFIG_HV_PERF_CTRS) += hv-24x7.o hv-gpci.o hv-common.o
 
<span class="p_add">+obj-$(CONFIG_PPC_8xx_PERF_EVENT) += 8xx-pmu.o</span>
<span class="p_add">+</span>
 obj-$(CONFIG_PPC64)		+= $(obj64-y)
 obj-$(CONFIG_PPC32)		+= $(obj32-y)
<span class="p_header">diff --git a/arch/powerpc/platforms/Kconfig.cputype b/arch/powerpc/platforms/Kconfig.cputype</span>
<span class="p_header">index 6e89e5a..99b0ae8 100644</span>
<span class="p_header">--- a/arch/powerpc/platforms/Kconfig.cputype</span>
<span class="p_header">+++ b/arch/powerpc/platforms/Kconfig.cputype</span>
<span class="p_chunk">@@ -172,6 +172,13 @@</span> <span class="p_context"> config PPC_FPU</span>
 	bool
 	default y if PPC64
 
<span class="p_add">+config PPC_8xx_PERF_EVENT</span>
<span class="p_add">+	bool &quot;PPC 8xx perf events&quot;</span>
<span class="p_add">+	depends on PPC_8xx &amp;&amp; PERF_EVENTS</span>
<span class="p_add">+	help</span>
<span class="p_add">+	  This is Performance Events support for PPC 8xx. The 8xx doesn&#39;t</span>
<span class="p_add">+	  have a PMU but some events are emulated using 8xx features.</span>
<span class="p_add">+</span>
 config FSL_EMB_PERFMON
 	bool &quot;Freescale Embedded Perfmon&quot;
 	depends on E500 || PPC_83xx

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



