An implementation of the Radix-2 Decimation in Time Fast Fourier Transform in synthesizable Verilog. This is a non-streaming block implementation

Work in progress. Check back in a couple days!!