## Lab 4: Latches, Flip-flops, and Registers


### New Verilog HEX Decoder

![HEX Decoder](/images/Verilog_Lab4_New_HEX_Decoder.png)


### Part 1: Gated D Latch

![Gated D Latch](/images/Verilog_Lab4_p1.jpeg)


### Part 2: ALU with 8-Bit Register (edge-triggered Flip Flop)

![FF egister](/images/Verilog_Lab4_p2_register.png)
![ALU with register](/images/Verilog_Lab4_p2.jpeg)


### Part 3: 8-Bit Rotating Register

![FF sub circuit](/images/Verilog_Lab4_p3_sub_circuit.jpeg)
![Full Rotating Register](/images/Verilog_Lab4_p3_rot_reg.jpeg)
