Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'val' [C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/inv_rom.sv:49]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'val' [C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/inv2_rom.sv:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos_rom(n=20)
Compiling module xil_defaultlib.cos_sin_rom(n=10)
Compiling module xil_defaultlib.cos_rom_inv(n=20)
Compiling module xil_defaultlib.cos_sin_inv_rom(n=10)
Compiling module xil_defaultlib.lerp
Compiling module xil_defaultlib.lerp(S=17)
Compiling module xil_defaultlib.angtovecs_default
Compiling module xil_defaultlib.cos_rom(n=4)
Compiling module xil_defaultlib.cos_sin_rom(n=2)
Compiling module xil_defaultlib.cos_rom_inv(n=4)
Compiling module xil_defaultlib.cos_sin_inv_rom(n=2)
Compiling module xil_defaultlib.angtovecs(n=1)
Compiling module xil_defaultlib.lerp(S=9)
Compiling module xil_defaultlib.inv_rom
Compiling module xil_defaultlib.lerp(S=5)
Compiling module xil_defaultlib.inv2_rom
Compiling module xil_defaultlib.ray
Compiling module xil_defaultlib.ray_caster_default
Compiling module xil_defaultlib.walls
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
