#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559e1f0bd820 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -12;
P_0x559e1f0bb310 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x559e1f0e00f0_0 .var "clk", 0 0;
v0x559e1f0e01e0_0 .var "data_in", 7 0;
v0x559e1f0e02a0_0 .net "data_out", 7 0, v0x559e1f0df790_0;  1 drivers
v0x559e1f0e03a0_0 .net "empty", 0 0, L_0x559e1f0f0d60;  1 drivers
v0x559e1f0e0470_0 .net "full", 0 0, L_0x559e1f0f0a90;  1 drivers
v0x559e1f0e0510_0 .var "rd_cs", 0 0;
v0x559e1f0e0600_0 .var "rd_en", 0 0;
v0x559e1f0e06f0_0 .var "rst", 0 0;
v0x559e1f0e0790_0 .var "wr_cs", 0 0;
v0x559e1f0e0830_0 .var "wr_en", 0 0;
S_0x559e1f0bd9a0 .scope module, "uut" "syn_fifo" 2 22, 3 7 0, S_0x559e1f0bd820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_cs"
    .port_info 3 /INPUT 1 "rd_cs"
    .port_info 4 /INPUT 8 "data_in"
    .port_info 5 /INPUT 1 "rd_en"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 1 "empty"
    .port_info 9 /OUTPUT 1 "full"
P_0x559e1f0bcd40 .param/l "ADDR_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x559e1f0bcd80 .param/l "DATA_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x559e1f0bcdc0 .param/l "RAM_DEPTH" 0 3 23, +C4<0000000000000000000000000000000100000000>;
v0x559e1f0df0c0_0 .net *"_s0", 39 0, L_0x559e1f0e0920;  1 drivers
L_0x7febdac100a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559e1f0df180_0 .net *"_s11", 22 0, L_0x7febdac100a8;  1 drivers
L_0x7febdac100f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559e1f0df260_0 .net/2u *"_s12", 31 0, L_0x7febdac100f0;  1 drivers
L_0x7febdac10018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559e1f0df320_0 .net *"_s3", 30 0, L_0x7febdac10018;  1 drivers
L_0x7febdac10060 .functor BUFT 1, C4<0000000000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x559e1f0df400_0 .net/2u *"_s4", 39 0, L_0x7febdac10060;  1 drivers
v0x559e1f0df530_0 .net *"_s8", 31 0, L_0x559e1f0f0c20;  1 drivers
v0x559e1f0df610_0 .net "clk", 0 0, v0x559e1f0e00f0_0;  1 drivers
RS_0x7febdac59258 .resolv tri, L_0x559e1f0f1060, v0x559e1f0e01e0_0;
v0x559e1f0df6d0_0 .net8 "data_in", 7 0, RS_0x7febdac59258;  2 drivers
v0x559e1f0df790_0 .var "data_out", 7 0;
v0x559e1f0df850_0 .net "data_ram", 7 0, L_0x559e1f0f1340;  1 drivers
v0x559e1f0df910_0 .net "empty", 0 0, L_0x559e1f0f0d60;  alias, 1 drivers
v0x559e1f0df9b0_0 .net "full", 0 0, L_0x559e1f0f0a90;  alias, 1 drivers
v0x559e1f0dfa70_0 .net "rd_cs", 0 0, v0x559e1f0e0510_0;  1 drivers
v0x559e1f0dfb10_0 .net "rd_en", 0 0, v0x559e1f0e0600_0;  1 drivers
v0x559e1f0dfbb0_0 .var "rd_pointer", 7 0;
v0x559e1f0dfc50_0 .net "rst", 0 0, v0x559e1f0e06f0_0;  1 drivers
v0x559e1f0dfcf0_0 .var "status_cnt", 8 0;
v0x559e1f0dfdb0_0 .net "wr_cs", 0 0, v0x559e1f0e0790_0;  1 drivers
v0x559e1f0dfe50_0 .net "wr_en", 0 0, v0x559e1f0e0830_0;  1 drivers
v0x559e1f0dff20_0 .var "wr_pointer", 7 0;
E_0x559e1f097d60 .event posedge, v0x559e1f0dfc50_0, v0x559e1f0df610_0;
L_0x559e1f0e0920 .concat [ 9 31 0 0], v0x559e1f0dfcf0_0, L_0x7febdac10018;
L_0x559e1f0f0a90 .cmp/eq 40, L_0x559e1f0e0920, L_0x7febdac10060;
L_0x559e1f0f0c20 .concat [ 9 23 0 0], v0x559e1f0dfcf0_0, L_0x7febdac100a8;
L_0x559e1f0f0d60 .cmp/eq 32, L_0x559e1f0f0c20, L_0x7febdac100f0;
S_0x559e1f0bdc20 .scope module, "DP_RAM" "ram_dp_ar_aw" 3 90, 4 7 0, S_0x559e1f0bd9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address_0"
    .port_info 1 /INOUT 8 "data_0"
    .port_info 2 /INPUT 1 "cs_0"
    .port_info 3 /INPUT 1 "we_0"
    .port_info 4 /INPUT 1 "oe_0"
    .port_info 5 /INPUT 8 "address_1"
    .port_info 6 /INOUT 8 "data_1"
    .port_info 7 /INPUT 1 "cs_1"
    .port_info 8 /INPUT 1 "we_1"
    .port_info 9 /INPUT 1 "oe_1"
P_0x559e1f0bddf0 .param/l "ADDR_WIDTH" 0 4 21, +C4<00000000000000000000000000001000>;
P_0x559e1f0bde30 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000001000>;
P_0x559e1f0bde70 .param/l "RAM_DEPTH" 0 4 22, +C4<0000000000000000000000000000000100000000>;
L_0x7febdac10138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559e1f0a6440 .functor AND 1, v0x559e1f0e0790_0, L_0x7febdac10138, C4<1>, C4<1>;
L_0x559e1f09d7d0 .functor AND 1, L_0x559e1f0a6440, L_0x559e1f0f0f20, C4<1>, C4<1>;
L_0x559e1f09d6c0 .functor AND 1, v0x559e1f0e0510_0, v0x559e1f0e0600_0, C4<1>, C4<1>;
L_0x559e1f09d9e0 .functor AND 1, L_0x559e1f09d6c0, L_0x559e1f0f11a0, C4<1>, C4<1>;
v0x559e1f0b8b00_0 .net *"_s0", 0 0, L_0x559e1f0a6440;  1 drivers
v0x559e1f0b92d0_0 .net *"_s10", 0 0, L_0x559e1f09d6c0;  1 drivers
v0x559e1f0b9370_0 .net *"_s13", 0 0, L_0x559e1f0f11a0;  1 drivers
v0x559e1f0b9a80_0 .net *"_s14", 0 0, L_0x559e1f09d9e0;  1 drivers
o0x7febdac590d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x559e1f0b9b20_0 name=_s16
v0x559e1f0b5170_0 .net *"_s3", 0 0, L_0x559e1f0f0f20;  1 drivers
v0x559e1f0b3dc0_0 .net *"_s4", 0 0, L_0x559e1f09d7d0;  1 drivers
o0x7febdac59168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x559e1f0ddcc0_0 name=_s6
v0x559e1f0ddda0_0 .net "address_0", 7 0, v0x559e1f0dff20_0;  1 drivers
v0x559e1f0dde80_0 .net "address_1", 7 0, v0x559e1f0dfbb0_0;  1 drivers
v0x559e1f0ddf60_0 .net "cs_0", 0 0, v0x559e1f0e0790_0;  alias, 1 drivers
v0x559e1f0de020_0 .net "cs_1", 0 0, v0x559e1f0e0510_0;  alias, 1 drivers
v0x559e1f0de0e0_0 .net8 "data_0", 7 0, RS_0x7febdac59258;  alias, 2 drivers
v0x559e1f0de1c0_0 .var "data_0_out", 7 0;
v0x559e1f0de2a0_0 .net "data_1", 7 0, L_0x559e1f0f1340;  alias, 1 drivers
v0x559e1f0de380_0 .var "data_1_out", 7 0;
v0x559e1f0de460 .array "mem", 255 0, 7 0;
v0x559e1f0de520_0 .net "oe_0", 0 0, L_0x7febdac10138;  1 drivers
v0x559e1f0de5e0_0 .net "oe_1", 0 0, v0x559e1f0e0600_0;  alias, 1 drivers
v0x559e1f0de6a0_0 .net "we_0", 0 0, v0x559e1f0e0830_0;  alias, 1 drivers
L_0x7febdac10180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559e1f0de760_0 .net "we_1", 0 0, L_0x7febdac10180;  1 drivers
E_0x559e1f0963f0 .event edge, v0x559e1f0de5e0_0, v0x559e1f0de760_0, v0x559e1f0de020_0, v0x559e1f0dde80_0;
E_0x559e1f096a40 .event edge, v0x559e1f0de520_0, v0x559e1f0de760_0, v0x559e1f0ddf60_0, v0x559e1f0ddda0_0;
E_0x559e1f0962e0/0 .event edge, v0x559e1f0de2a0_0, v0x559e1f0de760_0, v0x559e1f0de020_0, v0x559e1f0dde80_0;
E_0x559e1f0962e0/1 .event edge, v0x559e1f0de0e0_0, v0x559e1f0de6a0_0, v0x559e1f0ddf60_0, v0x559e1f0ddda0_0;
E_0x559e1f0962e0 .event/or E_0x559e1f0962e0/0, E_0x559e1f0962e0/1;
L_0x559e1f0f0f20 .reduce/nor v0x559e1f0e0830_0;
L_0x559e1f0f1060 .functor MUXZ 8, o0x7febdac59168, v0x559e1f0de1c0_0, L_0x559e1f09d7d0, C4<>;
L_0x559e1f0f11a0 .reduce/nor L_0x7febdac10180;
L_0x559e1f0f1340 .functor MUXZ 8, o0x7febdac590d8, v0x559e1f0de380_0, L_0x559e1f09d9e0, C4<>;
S_0x559e1f0be100 .scope begin, "MEM_READ_0" "MEM_READ_0" 4 63, 4 63 0, S_0x559e1f0bdc20;
 .timescale 0 0;
S_0x559e1f0be2d0 .scope begin, "MEM_READ_1" "MEM_READ_1" 4 78, 4 78 0, S_0x559e1f0bdc20;
 .timescale 0 0;
S_0x559e1f0be4a0 .scope begin, "MEM_WRITE" "MEM_WRITE" 4 48, 4 48 0, S_0x559e1f0bdc20;
 .timescale 0 0;
S_0x559e1f0de960 .scope begin, "READ_DATA" "READ_DATA" 3 67, 3 67 0, S_0x559e1f0bd9a0;
 .timescale 0 0;
S_0x559e1f0deb00 .scope begin, "READ_POINTER" "READ_POINTER" 3 58, 3 58 0, S_0x559e1f0bd9a0;
 .timescale 0 0;
S_0x559e1f0decd0 .scope begin, "STATUS_COUNTER" "STATUS_COUNTER" 3 76, 3 76 0, S_0x559e1f0bd9a0;
 .timescale 0 0;
S_0x559e1f0deea0 .scope begin, "WRITE_POINTER" "WRITE_POINTER" 3 49, 3 49 0, S_0x559e1f0bd9a0;
 .timescale 0 0;
    .scope S_0x559e1f0bdc20;
T_0 ;
    %wait E_0x559e1f0962e0;
    %fork t_1, S_0x559e1f0be4a0;
    %jmp t_0;
    .scope S_0x559e1f0be4a0;
t_1 ;
    %load/vec4 v0x559e1f0ddf60_0;
    %load/vec4 v0x559e1f0de6a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x559e1f0de0e0_0;
    %load/vec4 v0x559e1f0ddda0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559e1f0de460, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x559e1f0de020_0;
    %load/vec4 v0x559e1f0de760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x559e1f0de2a0_0;
    %load/vec4 v0x559e1f0dde80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559e1f0de460, 0, 4;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_0x559e1f0bdc20;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x559e1f0bdc20;
T_1 ;
    %wait E_0x559e1f096a40;
    %fork t_3, S_0x559e1f0be100;
    %jmp t_2;
    .scope S_0x559e1f0be100;
t_3 ;
    %load/vec4 v0x559e1f0ddf60_0;
    %load/vec4 v0x559e1f0de6a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x559e1f0de520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x559e1f0ddda0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x559e1f0de460, 4;
    %assign/vec4 v0x559e1f0de1c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559e1f0de1c0_0, 0;
T_1.1 ;
    %end;
    .scope S_0x559e1f0bdc20;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x559e1f0bdc20;
T_2 ;
    %wait E_0x559e1f0963f0;
    %fork t_5, S_0x559e1f0be2d0;
    %jmp t_4;
    .scope S_0x559e1f0be2d0;
t_5 ;
    %load/vec4 v0x559e1f0de020_0;
    %load/vec4 v0x559e1f0de760_0;
    %nor/r;
    %and;
    %load/vec4 v0x559e1f0de5e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x559e1f0dde80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x559e1f0de460, 4;
    %assign/vec4 v0x559e1f0de380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559e1f0de380_0, 0;
T_2.1 ;
    %end;
    .scope S_0x559e1f0bdc20;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x559e1f0bd9a0;
T_3 ;
    %wait E_0x559e1f097d60;
    %fork t_7, S_0x559e1f0deea0;
    %jmp t_6;
    .scope S_0x559e1f0deea0;
t_7 ;
    %load/vec4 v0x559e1f0dfc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559e1f0dff20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x559e1f0dfdb0_0;
    %load/vec4 v0x559e1f0dfe50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x559e1f0dff20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x559e1f0dff20_0, 0;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_0x559e1f0bd9a0;
t_6 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559e1f0bd9a0;
T_4 ;
    %wait E_0x559e1f097d60;
    %fork t_9, S_0x559e1f0deb00;
    %jmp t_8;
    .scope S_0x559e1f0deb00;
t_9 ;
    %load/vec4 v0x559e1f0dfc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559e1f0dfbb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x559e1f0dfa70_0;
    %load/vec4 v0x559e1f0dfb10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x559e1f0dfbb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x559e1f0dfbb0_0, 0;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_0x559e1f0bd9a0;
t_8 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x559e1f0bd9a0;
T_5 ;
    %wait E_0x559e1f097d60;
    %fork t_11, S_0x559e1f0de960;
    %jmp t_10;
    .scope S_0x559e1f0de960;
t_11 ;
    %load/vec4 v0x559e1f0dfc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559e1f0df790_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x559e1f0dfa70_0;
    %load/vec4 v0x559e1f0dfb10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x559e1f0df850_0;
    %assign/vec4 v0x559e1f0df790_0, 0;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0x559e1f0bd9a0;
t_10 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x559e1f0bd9a0;
T_6 ;
    %wait E_0x559e1f097d60;
    %fork t_13, S_0x559e1f0decd0;
    %jmp t_12;
    .scope S_0x559e1f0decd0;
t_13 ;
    %load/vec4 v0x559e1f0dfc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x559e1f0dfcf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x559e1f0dfa70_0;
    %load/vec4 v0x559e1f0dfb10_0;
    %and;
    %load/vec4 v0x559e1f0dfdb0_0;
    %load/vec4 v0x559e1f0dfe50_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x559e1f0dfcf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x559e1f0dfcf0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x559e1f0dfcf0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x559e1f0dfdb0_0;
    %load/vec4 v0x559e1f0dfe50_0;
    %and;
    %load/vec4 v0x559e1f0dfa70_0;
    %load/vec4 v0x559e1f0dfb10_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x559e1f0dfcf0_0;
    %pad/u 40;
    %pushi/vec4 256, 0, 40;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x559e1f0dfcf0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x559e1f0dfcf0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %end;
    .scope S_0x559e1f0bd9a0;
t_12 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x559e1f0bd820;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559e1f0e00f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559e1f0e06f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559e1f0e06f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559e1f0e06f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x559e1f0e01e0_0, 0, 8;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559e1f0e0790_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559e1f0e0830_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559e1f0e0510_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559e1f0e0600_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x559e1f0bd820;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x559e1f0e00f0_0;
    %inv;
    %store/vec4 v0x559e1f0e00f0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x559e1f0bd820;
T_9 ;
    %vpi_call 2 56 "$display", "-I- VCD dump started..." {0 0 0};
    %vpi_call 2 57 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559e1f0bd820 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "syn_fifo.v";
    "ram_dp_ar_aw.v";
