-- VHDL for IBM SMS ALD group XLSMSDrvrEncoder
-- Title: XLSMSDrvrEncoder
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/16/2020 9:38:48 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity XLSMSDrvrEncoder is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MY_X_WR_1: in STD_LOGIC;
		MY_X_RD_1: in STD_LOGIC;
		MY_X_RD_2: in STD_LOGIC;
		MY_X_WR_2: in STD_LOGIC;
		MY_MEM_AR_NOT_UP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_UP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		PY_X_RD_2: out STD_LOGIC;
		PY_X_LSMS_DRVR_BUS: out STD_LOGIC_VECTOR (14 downTo 0));
end XLSMSDrvrEncoder;


ARCHITECTURE structural of XLSMSDrvrEncoder is

	 signal XX_PY_X_LSMS_DRVR_1: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_2: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_3: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_4: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_5: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_6: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_7: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_8: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_9: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_10: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_11: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_14: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_12: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_15: STD_LOGIC;
	 signal XX_PY_X_LSMS_DRVR_13: STD_LOGIC;

BEGIN


	PY_X_LSMS_DRVR_BUS <= (
		XX_PY_X_LSMS_DRVR_15,
		XX_PY_X_LSMS_DRVR_14,
		XX_PY_X_LSMS_DRVR_13,
		XX_PY_X_LSMS_DRVR_12,
		XX_PY_X_LSMS_DRVR_11,
		XX_PY_X_LSMS_DRVR_10,
		XX_PY_X_LSMS_DRVR_9,
		XX_PY_X_LSMS_DRVR_8,
		XX_PY_X_LSMS_DRVR_7,
		XX_PY_X_LSMS_DRVR_6,
		XX_PY_X_LSMS_DRVR_5,
		XX_PY_X_LSMS_DRVR_4,
		XX_PY_X_LSMS_DRVR_3,
		XX_PY_X_LSMS_DRVR_2,
		XX_PY_X_LSMS_DRVR_1);

Page_31_10_01_1: ENTITY ALD_31_10_01_1_X_LSMS_DRVR_ECDR_1_5_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_UP8B =>
		MY_MEM_AR_UP_BUS(4),
	MY_MEM_AR_UP4B =>
		MY_MEM_AR_UP_BUS(3),
	MY_MEM_AR_NOT_UP8B =>
		MY_MEM_AR_NOT_UP_BUS(4),
	MY_MEM_AR_NOT_UP4B =>
		MY_MEM_AR_NOT_UP_BUS(3),
	MY_X_WR_1 =>
		MY_X_WR_1,
	MY_MEM_AR_UP2B =>
		MY_MEM_AR_UP_BUS(2),
	MY_MEM_AR_UP1B =>
		MY_MEM_AR_UP_BUS(1),
	MY_MEM_AR_NOT_UP2B =>
		MY_MEM_AR_NOT_UP_BUS(2),
	MY_X_RD_1 =>
		MY_X_RD_1,
	MY_MEM_AR_NOT_UP1B =>
		MY_MEM_AR_NOT_UP_BUS(1),
	MY_MEM_AR_UP0B =>
		MY_MEM_AR_UP_BUS(0),
	MY_MEM_AR_NOT_UP0B =>
		MY_MEM_AR_NOT_UP_BUS(0),
	PY_X_LSMS_DRVR_1 =>
		XX_PY_X_LSMS_DRVR_1,
	PY_X_LSMS_DRVR_2 =>
		XX_PY_X_LSMS_DRVR_2,
	PY_X_LSMS_DRVR_3 =>
		XX_PY_X_LSMS_DRVR_3,
	PY_X_LSMS_DRVR_4 =>
		XX_PY_X_LSMS_DRVR_4,
	PY_X_LSMS_DRVR_5 =>
		XX_PY_X_LSMS_DRVR_5
	);

Page_31_10_02_1: ENTITY ALD_31_10_02_1_X_LSMS_DRVR_ECDR_6_8
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_UP2B =>
		MY_MEM_AR_UP_BUS(2),
	MY_X_RD_1 =>
		MY_X_RD_1,
	MY_MEM_AR_UP1B =>
		MY_MEM_AR_UP_BUS(1),
	MY_MEM_AR_NOT_UP1B =>
		MY_MEM_AR_NOT_UP_BUS(1),
	MY_MEM_AR_NOT_UP2B =>
		MY_MEM_AR_NOT_UP_BUS(2),
	MY_X_WR_1 =>
		MY_X_WR_1,
	MY_MEM_AR_UP0B =>
		MY_MEM_AR_UP_BUS(0),
	MY_MEM_AR_NOT_UP0B =>
		MY_MEM_AR_NOT_UP_BUS(0),
	PY_X_LSMS_DRVR_6 =>
		XX_PY_X_LSMS_DRVR_6,
	PY_X_LSMS_DRVR_7 =>
		XX_PY_X_LSMS_DRVR_7,
	PY_X_LSMS_DRVR_8 =>
		XX_PY_X_LSMS_DRVR_8
	);

Page_31_10_03_1: ENTITY ALD_31_10_03_1_X_LSMS_DRVR_ECDR_9_11
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_UP4B =>
		MY_MEM_AR_UP_BUS(3),
	MY_X_RD_2 =>
		MY_X_RD_2,
	MY_MEM_AR_UP0B =>
		MY_MEM_AR_UP_BUS(0),
	MY_MEM_AR_NOT_UP0B =>
		MY_MEM_AR_NOT_UP_BUS(0),
	MY_MEM_AR_NOT_UP4B =>
		MY_MEM_AR_NOT_UP_BUS(3),
	MY_X_WR_2 =>
		MY_X_WR_2,
	MY_MEM_AR_NOT_UP1B =>
		MY_MEM_AR_NOT_UP_BUS(1),
	MY_MEM_AR_UP1B =>
		MY_MEM_AR_UP_BUS(1),
	MY_MEM_AR_NOT_UP2B =>
		MY_MEM_AR_NOT_UP_BUS(2),
	MY_MEM_AR_UP2B =>
		MY_MEM_AR_UP_BUS(2),
	PY_X_LSMS_DRVR_9 =>
		XX_PY_X_LSMS_DRVR_9,
	PY_X_LSMS_DRVR_10 =>
		XX_PY_X_LSMS_DRVR_10,
	PY_X_LSMS_DRVR_11 =>
		XX_PY_X_LSMS_DRVR_11
	);

Page_31_10_04_1: ENTITY ALD_31_10_04_1_X_LSMS_DRVR_ECDR_12_15
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_UP0B =>
		MY_MEM_AR_UP_BUS(0),
	MY_MEM_AR_UP2B =>
		MY_MEM_AR_UP_BUS(2),
	MY_MEM_AR_NOT_UP2B =>
		MY_MEM_AR_NOT_UP_BUS(2),
	MY_MEM_AR_NOT_UP0B =>
		MY_MEM_AR_NOT_UP_BUS(0),
	MY_MEM_AR_UP8B =>
		MY_MEM_AR_UP_BUS(4),
	MY_MEM_AR_NOT_UP8B =>
		MY_MEM_AR_NOT_UP_BUS(4),
	MY_X_RD_2 =>
		MY_X_RD_2,
	MY_MEM_AR_UP1B =>
		MY_MEM_AR_UP_BUS(1),
	MY_MEM_AR_UP4B =>
		MY_MEM_AR_UP_BUS(3),
	MY_MEM_AR_NOT_UP4B =>
		MY_MEM_AR_NOT_UP_BUS(3),
	MY_MEM_AR_NOT_UP1B =>
		MY_MEM_AR_NOT_UP_BUS(1),
	MY_X_WR_2 =>
		MY_X_WR_2,
	PY_X_LSMS_DRVR_14 =>
		XX_PY_X_LSMS_DRVR_14,
	PY_X_LSMS_DRVR_12 =>
		XX_PY_X_LSMS_DRVR_12,
	PY_X_RD_2 =>
		PY_X_RD_2,
	PY_X_LSMS_DRVR_15 =>
		XX_PY_X_LSMS_DRVR_15,
	PY_X_LSMS_DRVR_13 =>
		XX_PY_X_LSMS_DRVR_13
	);


END;
