
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: ADMINISTRATOR

Implementation : impl_1280x1024
Synopsys HDL compiler and linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

Modified Files: 13
FID:  path (prevtimestamp, timestamp)
19       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\b2p\b2p.v (2024-09-03 19:16:01, 2024-09-03 12:48:25)
20       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\b2p\b2p_byte2pixel_bb.v (2024-09-03 19:16:01, 2024-09-03 12:48:26)
21       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\int_pll\int_pll.v (2024-09-03 19:16:02, 2024-09-03 12:49:14)
23       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy.v (2024-09-03 19:16:03, 2024-09-03 12:46:09)
24       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_capture_ctrl_bb.v (2024-09-03 19:16:03, 2024-09-03 12:46:09)
25       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v (2024-09-03 19:16:03, 2024-09-03 12:46:09)
26       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx_wrap_bb.v (2024-09-03 19:16:03, 2024-09-03 12:46:09)
27       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_wrapper.v (2024-09-03 19:16:03, 2024-09-03 12:46:09)
28       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_rx_global_ctrl_bb.v (2024-09-03 19:16:03, 2024-09-03 12:46:09)
29       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_soft_dphy_rx_bb.v (2024-09-03 19:16:03, 2024-09-03 12:46:09)
30       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18)
31       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46)
32       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\synthesis_directives.v (2024-09-03 21:07:10, 2024-09-03 21:58:24)

*******************************************************************
Modules that may have changed as a result of file changes: 12
MID:  lib.cell.view
0        work.b2p.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\b2p\b2p.v (2024-09-03 19:16:01, 2024-09-03 12:48:25) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
1        work.b2p_byte2pixel.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\b2p\b2p.v (2024-09-03 19:16:01, 2024-09-03 12:48:25) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\b2p\b2p_byte2pixel_bb.v (2024-09-03 19:16:01, 2024-09-03 12:48:26) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
2        work.int_pll.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\int_pll\int_pll.v (2024-09-03 19:16:02, 2024-09-03 12:49:14) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
4        work.mipi2parallel.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
5        work.mipi2parallel_top.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (module definition)
6        work.rx_dphy.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
7        work.rx_dphy_capture_ctrl.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_capture_ctrl_bb.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
8        work.rx_dphy_dphy_rx.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
9        work.rx_dphy_dphy_rx_wrap.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx_wrap_bb.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
10       work.rx_dphy_dphy_wrapper.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_wrapper.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
11       work.rx_dphy_rx_global_ctrl.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_rx_global_ctrl_bb.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)
12       work.rx_dphy_soft_dphy_rx.verilog may have changed because the following files changed:
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_wrapper.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\rx_dphy\rx_dphy_soft_dphy_rx_bb.v (2024-09-03 19:16:03, 2024-09-03 12:46:09) <-- (module definition)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel.v (2024-09-03 19:16:03, 2024-09-03 21:53:18) <-- (may instantiate this module)
                        C:\Users\jarsul\Desktop\fpga\impl_1280x1024\source\mipi2parallel_top.v (2024-09-03 21:51:21, 2024-09-03 21:52:46) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 6
FID:  path (timestamp)
22       C:\Users\jarsul\Desktop\fpga\impl_1280x1024\ip_cores\ip_cores\ip_cores.v (2024-09-03 19:16:02)
33       D:\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\lifmd.v (2023-08-21 23:52:32)
34       D:\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v (2023-08-10 11:56:42)
35       D:\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\hypermods.v (2023-08-10 09:32:12)
36       D:\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\scemi_objects.v (2023-08-10 09:32:12)
37       D:\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh (2023-08-10 09:32:12)

*******************************************************************
Unchanged modules: 1
MID:  lib.cell.view
3        work.ip_cores.verilog
