<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: TSI - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">TSI - Register accessor macros<div class="ingroups"><a class="el" href="group___peripheral__defines.html">Peripheral type defines</a> &raquo; <a class="el" href="group___t_s_i___peripheral.html">TSI</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacb2292491464fa55b36996380b09077f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">TSI_GENCS_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;GENCS)</td></tr>
<tr class="separator:gacb2292491464fa55b36996380b09077f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04f34529d4fc762bc30470edc1d5f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">TSI_SCANC_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;SCANC)</td></tr>
<tr class="separator:gaa04f34529d4fc762bc30470edc1d5f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf538119a9d15bb7ecc599ef0c8dccec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">TSI_PEN_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;PEN)</td></tr>
<tr class="separator:gaf538119a9d15bb7ecc599ef0c8dccec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c16fb23aea66326627e034f76787c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga49c16fb23aea66326627e034f76787c8">TSI_WUCNTR_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;WUCNTR)</td></tr>
<tr class="separator:ga49c16fb23aea66326627e034f76787c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c64ae8bd21ec584c53351a1c55b6346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">TSI_CNTR1_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR1)</td></tr>
<tr class="separator:ga7c64ae8bd21ec584c53351a1c55b6346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abf4e67869018b5fda8466627fdf6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">TSI_CNTR3_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR3)</td></tr>
<tr class="separator:ga1abf4e67869018b5fda8466627fdf6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18562b4206a5154086131349befffe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">TSI_CNTR5_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR5)</td></tr>
<tr class="separator:gae18562b4206a5154086131349befffe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1490787aebce3053c85c5742138e611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">TSI_CNTR7_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR7)</td></tr>
<tr class="separator:gac1490787aebce3053c85c5742138e611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c15fa313e21645ab38cf808bd08abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">TSI_CNTR9_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR9)</td></tr>
<tr class="separator:ga47c15fa313e21645ab38cf808bd08abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3ec6c9ffd38a29d4917c9c74047087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">TSI_CNTR11_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CNTR11)</td></tr>
<tr class="separator:gabb3ec6c9ffd38a29d4917c9c74047087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4781f0cae7aee00361b1d6dd24ebb375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">TSI_CNTR13_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CNTR13)</td></tr>
<tr class="separator:ga4781f0cae7aee00361b1d6dd24ebb375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6999a403171b9b12a3caa9d5c0da77b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">TSI_CNTR15_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CNTR15)</td></tr>
<tr class="separator:ga6999a403171b9b12a3caa9d5c0da77b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eef7cbc055e4e7eead54c59a1bda753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga2eef7cbc055e4e7eead54c59a1bda753">TSI_THRESHOLD_REG</a>(base)                                &#160;&#160;&#160;((base)-&gt;THRESHOLD)</td></tr>
<tr class="separator:ga2eef7cbc055e4e7eead54c59a1bda753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe033284ba64fa3097ff12d10c0b5e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gabe033284ba64fa3097ff12d10c0b5e85">TSI0_GENCS</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">TSI_GENCS_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gabe033284ba64fa3097ff12d10c0b5e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a8ffede71c53512f5e1bdef2fac778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga97a8ffede71c53512f5e1bdef2fac778">TSI0_SCANC</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">TSI_SCANC_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga97a8ffede71c53512f5e1bdef2fac778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad706463b129b8eb7c63be3d033eb5da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gad706463b129b8eb7c63be3d033eb5da6">TSI0_PEN</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">TSI_PEN_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gad706463b129b8eb7c63be3d033eb5da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e30f86fd660ea698dd2bb8317922725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga3e30f86fd660ea698dd2bb8317922725">TSI0_WUCNTR</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga49c16fb23aea66326627e034f76787c8">TSI_WUCNTR_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3e30f86fd660ea698dd2bb8317922725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c02228ce2dd02d19378ddc293992696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga2c02228ce2dd02d19378ddc293992696">TSI0_CNTR1</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">TSI_CNTR1_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2c02228ce2dd02d19378ddc293992696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc62191d452d953c0e3d529d0a0c3235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gafc62191d452d953c0e3d529d0a0c3235">TSI0_CNTR3</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">TSI_CNTR3_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gafc62191d452d953c0e3d529d0a0c3235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc1594c0d392a7d9c2082ffb6c12fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga6bc1594c0d392a7d9c2082ffb6c12fcc">TSI0_CNTR5</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">TSI_CNTR5_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6bc1594c0d392a7d9c2082ffb6c12fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5282dc46b55e66b815c2b713ad47b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga4e5282dc46b55e66b815c2b713ad47b6">TSI0_CNTR7</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">TSI_CNTR7_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4e5282dc46b55e66b815c2b713ad47b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234b2beb5ea88d5bd810c7f8367e3a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga234b2beb5ea88d5bd810c7f8367e3a8e">TSI0_CNTR9</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">TSI_CNTR9_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga234b2beb5ea88d5bd810c7f8367e3a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22e0ff5c21b566851cc900b972f3a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaf22e0ff5c21b566851cc900b972f3a1e">TSI0_CNTR11</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">TSI_CNTR11_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf22e0ff5c21b566851cc900b972f3a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9">TSI0_CNTR13</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">TSI_CNTR13_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d9eb7784107b55add2e6abc0e2ff2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga82d9eb7784107b55add2e6abc0e2ff2e">TSI0_CNTR15</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">TSI_CNTR15_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga82d9eb7784107b55add2e6abc0e2ff2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb58ac9e8fdf37c03ddaf95985740d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gacb58ac9e8fdf37c03ddaf95985740d18">TSI0_THRESHOLD</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga2eef7cbc055e4e7eead54c59a1bda753">TSI_THRESHOLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gacb58ac9e8fdf37c03ddaf95985740d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2292491464fa55b36996380b09077f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">TSI_GENCS_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;GENCS)</td></tr>
<tr class="separator:gacb2292491464fa55b36996380b09077f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04f34529d4fc762bc30470edc1d5f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">TSI_SCANC_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;SCANC)</td></tr>
<tr class="separator:gaa04f34529d4fc762bc30470edc1d5f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf538119a9d15bb7ecc599ef0c8dccec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">TSI_PEN_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;PEN)</td></tr>
<tr class="separator:gaf538119a9d15bb7ecc599ef0c8dccec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c16fb23aea66326627e034f76787c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga49c16fb23aea66326627e034f76787c8">TSI_WUCNTR_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;WUCNTR)</td></tr>
<tr class="separator:ga49c16fb23aea66326627e034f76787c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c64ae8bd21ec584c53351a1c55b6346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">TSI_CNTR1_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR1)</td></tr>
<tr class="separator:ga7c64ae8bd21ec584c53351a1c55b6346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abf4e67869018b5fda8466627fdf6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">TSI_CNTR3_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR3)</td></tr>
<tr class="separator:ga1abf4e67869018b5fda8466627fdf6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18562b4206a5154086131349befffe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">TSI_CNTR5_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR5)</td></tr>
<tr class="separator:gae18562b4206a5154086131349befffe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1490787aebce3053c85c5742138e611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">TSI_CNTR7_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR7)</td></tr>
<tr class="separator:gac1490787aebce3053c85c5742138e611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c15fa313e21645ab38cf808bd08abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">TSI_CNTR9_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR9)</td></tr>
<tr class="separator:ga47c15fa313e21645ab38cf808bd08abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3ec6c9ffd38a29d4917c9c74047087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">TSI_CNTR11_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CNTR11)</td></tr>
<tr class="separator:gabb3ec6c9ffd38a29d4917c9c74047087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4781f0cae7aee00361b1d6dd24ebb375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">TSI_CNTR13_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CNTR13)</td></tr>
<tr class="separator:ga4781f0cae7aee00361b1d6dd24ebb375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6999a403171b9b12a3caa9d5c0da77b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">TSI_CNTR15_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CNTR15)</td></tr>
<tr class="separator:ga6999a403171b9b12a3caa9d5c0da77b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eef7cbc055e4e7eead54c59a1bda753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga2eef7cbc055e4e7eead54c59a1bda753">TSI_THRESHOLD_REG</a>(base)                                &#160;&#160;&#160;((base)-&gt;THRESHOLD)</td></tr>
<tr class="separator:ga2eef7cbc055e4e7eead54c59a1bda753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe033284ba64fa3097ff12d10c0b5e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gabe033284ba64fa3097ff12d10c0b5e85">TSI0_GENCS</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">TSI_GENCS_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gabe033284ba64fa3097ff12d10c0b5e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a8ffede71c53512f5e1bdef2fac778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga97a8ffede71c53512f5e1bdef2fac778">TSI0_SCANC</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">TSI_SCANC_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga97a8ffede71c53512f5e1bdef2fac778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad706463b129b8eb7c63be3d033eb5da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gad706463b129b8eb7c63be3d033eb5da6">TSI0_PEN</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">TSI_PEN_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gad706463b129b8eb7c63be3d033eb5da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e30f86fd660ea698dd2bb8317922725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga3e30f86fd660ea698dd2bb8317922725">TSI0_WUCNTR</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga49c16fb23aea66326627e034f76787c8">TSI_WUCNTR_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3e30f86fd660ea698dd2bb8317922725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c02228ce2dd02d19378ddc293992696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga2c02228ce2dd02d19378ddc293992696">TSI0_CNTR1</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">TSI_CNTR1_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2c02228ce2dd02d19378ddc293992696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc62191d452d953c0e3d529d0a0c3235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gafc62191d452d953c0e3d529d0a0c3235">TSI0_CNTR3</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">TSI_CNTR3_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gafc62191d452d953c0e3d529d0a0c3235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc1594c0d392a7d9c2082ffb6c12fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga6bc1594c0d392a7d9c2082ffb6c12fcc">TSI0_CNTR5</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">TSI_CNTR5_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6bc1594c0d392a7d9c2082ffb6c12fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5282dc46b55e66b815c2b713ad47b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga4e5282dc46b55e66b815c2b713ad47b6">TSI0_CNTR7</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">TSI_CNTR7_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4e5282dc46b55e66b815c2b713ad47b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234b2beb5ea88d5bd810c7f8367e3a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga234b2beb5ea88d5bd810c7f8367e3a8e">TSI0_CNTR9</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">TSI_CNTR9_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga234b2beb5ea88d5bd810c7f8367e3a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22e0ff5c21b566851cc900b972f3a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaf22e0ff5c21b566851cc900b972f3a1e">TSI0_CNTR11</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">TSI_CNTR11_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf22e0ff5c21b566851cc900b972f3a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9">TSI0_CNTR13</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">TSI_CNTR13_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d9eb7784107b55add2e6abc0e2ff2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga82d9eb7784107b55add2e6abc0e2ff2e">TSI0_CNTR15</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">TSI_CNTR15_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga82d9eb7784107b55add2e6abc0e2ff2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb58ac9e8fdf37c03ddaf95985740d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gacb58ac9e8fdf37c03ddaf95985740d18">TSI0_THRESHOLD</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga2eef7cbc055e4e7eead54c59a1bda753">TSI_THRESHOLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gacb58ac9e8fdf37c03ddaf95985740d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2292491464fa55b36996380b09077f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">TSI_GENCS_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;GENCS)</td></tr>
<tr class="separator:gacb2292491464fa55b36996380b09077f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04f34529d4fc762bc30470edc1d5f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">TSI_SCANC_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;SCANC)</td></tr>
<tr class="separator:gaa04f34529d4fc762bc30470edc1d5f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf538119a9d15bb7ecc599ef0c8dccec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">TSI_PEN_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;PEN)</td></tr>
<tr class="separator:gaf538119a9d15bb7ecc599ef0c8dccec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab95dacdfe4e8d91adaf8783896b212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga7ab95dacdfe4e8d91adaf8783896b212">TSI_STATUS_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;STATUS)</td></tr>
<tr class="separator:ga7ab95dacdfe4e8d91adaf8783896b212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c64ae8bd21ec584c53351a1c55b6346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">TSI_CNTR1_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR1)</td></tr>
<tr class="separator:ga7c64ae8bd21ec584c53351a1c55b6346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abf4e67869018b5fda8466627fdf6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">TSI_CNTR3_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR3)</td></tr>
<tr class="separator:ga1abf4e67869018b5fda8466627fdf6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18562b4206a5154086131349befffe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">TSI_CNTR5_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR5)</td></tr>
<tr class="separator:gae18562b4206a5154086131349befffe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1490787aebce3053c85c5742138e611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">TSI_CNTR7_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR7)</td></tr>
<tr class="separator:gac1490787aebce3053c85c5742138e611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c15fa313e21645ab38cf808bd08abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">TSI_CNTR9_REG</a>(base)                                        &#160;&#160;&#160;((base)-&gt;CNTR9)</td></tr>
<tr class="separator:ga47c15fa313e21645ab38cf808bd08abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3ec6c9ffd38a29d4917c9c74047087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">TSI_CNTR11_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CNTR11)</td></tr>
<tr class="separator:gabb3ec6c9ffd38a29d4917c9c74047087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4781f0cae7aee00361b1d6dd24ebb375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">TSI_CNTR13_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CNTR13)</td></tr>
<tr class="separator:ga4781f0cae7aee00361b1d6dd24ebb375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6999a403171b9b12a3caa9d5c0da77b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">TSI_CNTR15_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CNTR15)</td></tr>
<tr class="separator:ga6999a403171b9b12a3caa9d5c0da77b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad487b889bf5ed9fc832ab15d8a6af91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(base,  index)                      &#160;&#160;&#160;((base)-&gt;THRESHLD[index])</td></tr>
<tr class="separator:gad487b889bf5ed9fc832ab15d8a6af91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe033284ba64fa3097ff12d10c0b5e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gabe033284ba64fa3097ff12d10c0b5e85">TSI0_GENCS</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">TSI_GENCS_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gabe033284ba64fa3097ff12d10c0b5e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a8ffede71c53512f5e1bdef2fac778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga97a8ffede71c53512f5e1bdef2fac778">TSI0_SCANC</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">TSI_SCANC_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga97a8ffede71c53512f5e1bdef2fac778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad706463b129b8eb7c63be3d033eb5da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gad706463b129b8eb7c63be3d033eb5da6">TSI0_PEN</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">TSI_PEN_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gad706463b129b8eb7c63be3d033eb5da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e043a10e2cd01b43e61aca7ccdb0b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga3e043a10e2cd01b43e61aca7ccdb0b58">TSI0_STATUS</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga7ab95dacdfe4e8d91adaf8783896b212">TSI_STATUS_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3e043a10e2cd01b43e61aca7ccdb0b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c02228ce2dd02d19378ddc293992696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga2c02228ce2dd02d19378ddc293992696">TSI0_CNTR1</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">TSI_CNTR1_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2c02228ce2dd02d19378ddc293992696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc62191d452d953c0e3d529d0a0c3235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gafc62191d452d953c0e3d529d0a0c3235">TSI0_CNTR3</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">TSI_CNTR3_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gafc62191d452d953c0e3d529d0a0c3235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc1594c0d392a7d9c2082ffb6c12fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga6bc1594c0d392a7d9c2082ffb6c12fcc">TSI0_CNTR5</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">TSI_CNTR5_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6bc1594c0d392a7d9c2082ffb6c12fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5282dc46b55e66b815c2b713ad47b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga4e5282dc46b55e66b815c2b713ad47b6">TSI0_CNTR7</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">TSI_CNTR7_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4e5282dc46b55e66b815c2b713ad47b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234b2beb5ea88d5bd810c7f8367e3a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga234b2beb5ea88d5bd810c7f8367e3a8e">TSI0_CNTR9</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">TSI_CNTR9_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga234b2beb5ea88d5bd810c7f8367e3a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22e0ff5c21b566851cc900b972f3a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaf22e0ff5c21b566851cc900b972f3a1e">TSI0_CNTR11</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">TSI_CNTR11_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf22e0ff5c21b566851cc900b972f3a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9">TSI0_CNTR13</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">TSI_CNTR13_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d9eb7784107b55add2e6abc0e2ff2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga82d9eb7784107b55add2e6abc0e2ff2e">TSI0_CNTR15</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">TSI_CNTR15_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga82d9eb7784107b55add2e6abc0e2ff2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d769bc382d44486f89762d75c0fe4b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga3d769bc382d44486f89762d75c0fe4b5">TSI0_THRESHLD0</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,0)</td></tr>
<tr class="separator:ga3d769bc382d44486f89762d75c0fe4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dec80e1aa704ebe64cae66559377d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga1dec80e1aa704ebe64cae66559377d14">TSI0_THRESHLD1</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,1)</td></tr>
<tr class="separator:ga1dec80e1aa704ebe64cae66559377d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9e806843fafde369913b63431fdaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga1b9e806843fafde369913b63431fdaf3">TSI0_THRESHLD2</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,2)</td></tr>
<tr class="separator:ga1b9e806843fafde369913b63431fdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6d827b15f11305a25d7dfcd99c1b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gace6d827b15f11305a25d7dfcd99c1b89">TSI0_THRESHLD3</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,3)</td></tr>
<tr class="separator:gace6d827b15f11305a25d7dfcd99c1b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd5f54554780474d43b83aa594886ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga9cd5f54554780474d43b83aa594886ca">TSI0_THRESHLD4</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,4)</td></tr>
<tr class="separator:ga9cd5f54554780474d43b83aa594886ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e89d28c58a09c76b44eca46d3777fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gae7e89d28c58a09c76b44eca46d3777fd">TSI0_THRESHLD5</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,5)</td></tr>
<tr class="separator:gae7e89d28c58a09c76b44eca46d3777fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d4c015341995740ba999d356c2ce90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gae7d4c015341995740ba999d356c2ce90">TSI0_THRESHLD6</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,6)</td></tr>
<tr class="separator:gae7d4c015341995740ba999d356c2ce90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad519ab2c2ee5b656f3bbdc4d66efd27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gad519ab2c2ee5b656f3bbdc4d66efd27e">TSI0_THRESHLD7</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,7)</td></tr>
<tr class="separator:gad519ab2c2ee5b656f3bbdc4d66efd27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbc076d71315bd1867d8226856c3074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gabbbc076d71315bd1867d8226856c3074">TSI0_THRESHLD8</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,8)</td></tr>
<tr class="separator:gabbbc076d71315bd1867d8226856c3074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda54604f1a5b86a1f3a90767fe6f976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gafda54604f1a5b86a1f3a90767fe6f976">TSI0_THRESHLD9</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,9)</td></tr>
<tr class="separator:gafda54604f1a5b86a1f3a90767fe6f976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b6246ae32c00c9d436815d77f7f881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaa9b6246ae32c00c9d436815d77f7f881">TSI0_THRESHLD10</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,10)</td></tr>
<tr class="separator:gaa9b6246ae32c00c9d436815d77f7f881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb812ebb4a047565b7506b6f014d9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga9eb812ebb4a047565b7506b6f014d9b7">TSI0_THRESHLD11</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,11)</td></tr>
<tr class="separator:ga9eb812ebb4a047565b7506b6f014d9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58648c5be7f546950da2b0b680ce5be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga58648c5be7f546950da2b0b680ce5be2">TSI0_THRESHLD12</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,12)</td></tr>
<tr class="separator:ga58648c5be7f546950da2b0b680ce5be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10517c6546b38a0b3a412568b7ad1335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga10517c6546b38a0b3a412568b7ad1335">TSI0_THRESHLD13</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,13)</td></tr>
<tr class="separator:ga10517c6546b38a0b3a412568b7ad1335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad652b44d37eb84d2dc43dff53280914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#gaad652b44d37eb84d2dc43dff53280914">TSI0_THRESHLD14</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,14)</td></tr>
<tr class="separator:gaad652b44d37eb84d2dc43dff53280914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe2257d2fe4a63dd56d95a8e601e33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga1fe2257d2fe4a63dd56d95a8e601e33d">TSI0_THRESHLD15</a>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,15)</td></tr>
<tr class="separator:ga1fe2257d2fe4a63dd56d95a8e601e33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b612d5dbfc948ed9df57e3ef8bf4a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___register___accessor___macros.html#ga0b612d5dbfc948ed9df57e3ef8bf4a6f">TSI0_THRESHLD</a>(index)                                      &#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,index)</td></tr>
<tr class="separator:ga0b612d5dbfc948ed9df57e3ef8bf4a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga2c02228ce2dd02d19378ddc293992696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR1&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">TSI_CNTR1_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11504">11504</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c02228ce2dd02d19378ddc293992696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR1&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">TSI_CNTR1_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11513">11513</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c02228ce2dd02d19378ddc293992696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR1&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">TSI_CNTR1_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12900">12900</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf22e0ff5c21b566851cc900b972f3a1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR11&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">TSI_CNTR11_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11509">11509</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf22e0ff5c21b566851cc900b972f3a1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR11&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">TSI_CNTR11_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11518">11518</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf22e0ff5c21b566851cc900b972f3a1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR11&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">TSI_CNTR11_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12905">12905</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR13&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">TSI_CNTR13_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11510">11510</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR13&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">TSI_CNTR13_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11519">11519</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR13&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">TSI_CNTR13_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12906">12906</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82d9eb7784107b55add2e6abc0e2ff2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR15&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">TSI_CNTR15_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11511">11511</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82d9eb7784107b55add2e6abc0e2ff2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR15&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">TSI_CNTR15_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11520">11520</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82d9eb7784107b55add2e6abc0e2ff2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR15&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">TSI_CNTR15_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12907">12907</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc62191d452d953c0e3d529d0a0c3235"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR3&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">TSI_CNTR3_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11505">11505</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc62191d452d953c0e3d529d0a0c3235"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR3&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">TSI_CNTR3_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11514">11514</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc62191d452d953c0e3d529d0a0c3235"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR3&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">TSI_CNTR3_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12901">12901</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bc1594c0d392a7d9c2082ffb6c12fcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR5&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">TSI_CNTR5_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11506">11506</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bc1594c0d392a7d9c2082ffb6c12fcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR5&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">TSI_CNTR5_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11515">11515</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bc1594c0d392a7d9c2082ffb6c12fcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR5&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">TSI_CNTR5_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12902">12902</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e5282dc46b55e66b815c2b713ad47b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR7&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">TSI_CNTR7_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11507">11507</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e5282dc46b55e66b815c2b713ad47b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR7&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">TSI_CNTR7_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11516">11516</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e5282dc46b55e66b815c2b713ad47b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR7&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">TSI_CNTR7_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12903">12903</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga234b2beb5ea88d5bd810c7f8367e3a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR9&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">TSI_CNTR9_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11508">11508</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga234b2beb5ea88d5bd810c7f8367e3a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR9&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">TSI_CNTR9_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11517">11517</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga234b2beb5ea88d5bd810c7f8367e3a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_CNTR9&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">TSI_CNTR9_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12904">12904</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe033284ba64fa3097ff12d10c0b5e85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_GENCS&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">TSI_GENCS_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11500">11500</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe033284ba64fa3097ff12d10c0b5e85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_GENCS&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">TSI_GENCS_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11509">11509</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe033284ba64fa3097ff12d10c0b5e85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_GENCS&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">TSI_GENCS_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12896">12896</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad706463b129b8eb7c63be3d033eb5da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_PEN&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">TSI_PEN_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11502">11502</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad706463b129b8eb7c63be3d033eb5da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_PEN&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">TSI_PEN_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11511">11511</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad706463b129b8eb7c63be3d033eb5da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_PEN&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">TSI_PEN_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12898">12898</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97a8ffede71c53512f5e1bdef2fac778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_SCANC&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">TSI_SCANC_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11501">11501</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97a8ffede71c53512f5e1bdef2fac778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_SCANC&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">TSI_SCANC_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11510">11510</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97a8ffede71c53512f5e1bdef2fac778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_SCANC&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">TSI_SCANC_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12897">12897</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e043a10e2cd01b43e61aca7ccdb0b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_STATUS&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga7ab95dacdfe4e8d91adaf8783896b212">TSI_STATUS_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12899">12899</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b612d5dbfc948ed9df57e3ef8bf4a6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12926">12926</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d769bc382d44486f89762d75c0fe4b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD0&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12908">12908</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1dec80e1aa704ebe64cae66559377d14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD1&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12909">12909</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9b6246ae32c00c9d436815d77f7f881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD10&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12918">12918</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9eb812ebb4a047565b7506b6f014d9b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD11&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12919">12919</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58648c5be7f546950da2b0b680ce5be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD12&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12920">12920</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10517c6546b38a0b3a412568b7ad1335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD13&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12921">12921</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad652b44d37eb84d2dc43dff53280914"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD14&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12922">12922</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fe2257d2fe4a63dd56d95a8e601e33d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD15&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12923">12923</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b9e806843fafde369913b63431fdaf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD2&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12910">12910</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace6d827b15f11305a25d7dfcd99c1b89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD3&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12911">12911</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cd5f54554780474d43b83aa594886ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD4&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12912">12912</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7e89d28c58a09c76b44eca46d3777fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD5&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12913">12913</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7d4c015341995740ba999d356c2ce90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD6&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12914">12914</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad519ab2c2ee5b656f3bbdc4d66efd27e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD7&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12915">12915</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabbbc076d71315bd1867d8226856c3074"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD8&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12916">12916</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafda54604f1a5b86a1f3a90767fe6f976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHLD9&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">TSI_THRESHLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12917">12917</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb58ac9e8fdf37c03ddaf95985740d18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHOLD&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga2eef7cbc055e4e7eead54c59a1bda753">TSI_THRESHOLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11512">11512</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb58ac9e8fdf37c03ddaf95985740d18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_THRESHOLD&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga2eef7cbc055e4e7eead54c59a1bda753">TSI_THRESHOLD_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11521">11521</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e30f86fd660ea698dd2bb8317922725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_WUCNTR&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga49c16fb23aea66326627e034f76787c8">TSI_WUCNTR_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11503">11503</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e30f86fd660ea698dd2bb8317922725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI0_WUCNTR&#160;&#160;&#160;<a class="el" href="group___t_s_i___register___accessor___macros.html#ga49c16fb23aea66326627e034f76787c8">TSI_WUCNTR_REG</a>(<a class="el" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">TSI0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11512">11512</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb3ec6c9ffd38a29d4917c9c74047087"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR11_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11304">11304</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb3ec6c9ffd38a29d4917c9c74047087"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR11_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11313">11313</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb3ec6c9ffd38a29d4917c9c74047087"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR11_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12631">12631</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4781f0cae7aee00361b1d6dd24ebb375"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR13_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11305">11305</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4781f0cae7aee00361b1d6dd24ebb375"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR13_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11314">11314</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4781f0cae7aee00361b1d6dd24ebb375"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR13_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12632">12632</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6999a403171b9b12a3caa9d5c0da77b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR15_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11306">11306</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6999a403171b9b12a3caa9d5c0da77b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR15_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11315">11315</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6999a403171b9b12a3caa9d5c0da77b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR15_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12633">12633</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c64ae8bd21ec584c53351a1c55b6346"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11299">11299</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c64ae8bd21ec584c53351a1c55b6346"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11308">11308</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c64ae8bd21ec584c53351a1c55b6346"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12626">12626</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1abf4e67869018b5fda8466627fdf6ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11300">11300</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1abf4e67869018b5fda8466627fdf6ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11309">11309</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1abf4e67869018b5fda8466627fdf6ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12627">12627</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae18562b4206a5154086131349befffe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11301">11301</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae18562b4206a5154086131349befffe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11310">11310</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae18562b4206a5154086131349befffe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12628">12628</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1490787aebce3053c85c5742138e611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR7_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11302">11302</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1490787aebce3053c85c5742138e611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR7_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11311">11311</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1490787aebce3053c85c5742138e611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR7_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12629">12629</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47c15fa313e21645ab38cf808bd08abb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR9_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11303">11303</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47c15fa313e21645ab38cf808bd08abb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR9_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11312">11312</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47c15fa313e21645ab38cf808bd08abb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_CNTR9_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CNTR9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12630">12630</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb2292491464fa55b36996380b09077f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_GENCS_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;GENCS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11295">11295</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb2292491464fa55b36996380b09077f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_GENCS_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;GENCS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11304">11304</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb2292491464fa55b36996380b09077f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_GENCS_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;GENCS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12622">12622</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf538119a9d15bb7ecc599ef0c8dccec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_PEN_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11297">11297</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf538119a9d15bb7ecc599ef0c8dccec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_PEN_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11306">11306</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf538119a9d15bb7ecc599ef0c8dccec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_PEN_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12624">12624</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa04f34529d4fc762bc30470edc1d5f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_SCANC_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;SCANC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11296">11296</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa04f34529d4fc762bc30470edc1d5f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_SCANC_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;SCANC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11305">11305</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa04f34529d4fc762bc30470edc1d5f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_SCANC_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;SCANC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12623">12623</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ab95dacdfe4e8d91adaf8783896b212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_STATUS_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;STATUS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12625">12625</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad487b889bf5ed9fc832ab15d8a6af91c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_THRESHLD_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;THRESHLD[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12634">12634</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eef7cbc055e4e7eead54c59a1bda753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_THRESHOLD_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;THRESHOLD)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11307">11307</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eef7cbc055e4e7eead54c59a1bda753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_THRESHOLD_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;THRESHOLD)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11316">11316</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49c16fb23aea66326627e034f76787c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_WUCNTR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WUCNTR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11298">11298</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49c16fb23aea66326627e034f76787c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSI_WUCNTR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WUCNTR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11307">11307</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 23 2016 12:19:05 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
