ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_it.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f3xx_it.c"
  20              		.section	.text.NMI_Handler,"ax",%progbits
  21              		.align	1
  22              		.global	NMI_Handler
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	NMI_Handler:
  28              	.LFB123:
   1:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_it.c **** /**
   3:Core/Src/stm32f3xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   5:Core/Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f3xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f3xx_it.c ****   * @attention
   8:Core/Src/stm32f3xx_it.c ****   *
   9:Core/Src/stm32f3xx_it.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f3xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f3xx_it.c ****   *
  12:Core/Src/stm32f3xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f3xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f3xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f3xx_it.c ****   *
  16:Core/Src/stm32f3xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f3xx_it.c ****   */
  18:Core/Src/stm32f3xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f3xx_it.c **** 
  20:Core/Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f3xx_it.c **** #include "main.h"
  22:Core/Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  23:Core/Src/stm32f3xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f3xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_it.c **** 
  27:Core/Src/stm32f3xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f3xx_it.c **** 
  30:Core/Src/stm32f3xx_it.c **** /* USER CODE END TD */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 2


  31:Core/Src/stm32f3xx_it.c **** 
  32:Core/Src/stm32f3xx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f3xx_it.c **** 
  35:Core/Src/stm32f3xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f3xx_it.c **** 
  37:Core/Src/stm32f3xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f3xx_it.c **** 
  40:Core/Src/stm32f3xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f3xx_it.c **** 
  42:Core/Src/stm32f3xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f3xx_it.c **** 
  45:Core/Src/stm32f3xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f3xx_it.c **** 
  47:Core/Src/stm32f3xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f3xx_it.c **** 
  50:Core/Src/stm32f3xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f3xx_it.c **** 
  52:Core/Src/stm32f3xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f3xx_it.c **** 
  55:Core/Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f3xx_it.c **** 
  57:Core/Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  59:Core/Src/stm32f3xx_it.c **** extern TIM_HandleTypeDef htim2;
  60:Core/Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  61:Core/Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  62:Core/Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  63:Core/Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  64:Core/Src/stm32f3xx_it.c **** extern UART_HandleTypeDef huart1;
  65:Core/Src/stm32f3xx_it.c **** extern UART_HandleTypeDef huart2;
  66:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN EV */
  67:Core/Src/stm32f3xx_it.c **** 
  68:Core/Src/stm32f3xx_it.c **** /* USER CODE END EV */
  69:Core/Src/stm32f3xx_it.c **** 
  70:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
  71:Core/Src/stm32f3xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  72:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
  73:Core/Src/stm32f3xx_it.c **** /**
  74:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Non maskable interrupt.
  75:Core/Src/stm32f3xx_it.c ****   */
  76:Core/Src/stm32f3xx_it.c **** void NMI_Handler(void)
  77:Core/Src/stm32f3xx_it.c **** {
  29              		.loc 1 77 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  78:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  79:Core/Src/stm32f3xx_it.c **** 
  80:Core/Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 3


  81:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  82:Core/Src/stm32f3xx_it.c ****    while (1)
  36              		.loc 1 82 4 discriminator 1 view .LVU1
  83:Core/Src/stm32f3xx_it.c ****   {
  84:Core/Src/stm32f3xx_it.c ****   }
  37              		.loc 1 84 3 discriminator 1 view .LVU2
  82:Core/Src/stm32f3xx_it.c ****   {
  38              		.loc 1 82 10 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE123:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  50              	HardFault_Handler:
  51              	.LFB124:
  85:Core/Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  86:Core/Src/stm32f3xx_it.c **** }
  87:Core/Src/stm32f3xx_it.c **** 
  88:Core/Src/stm32f3xx_it.c **** /**
  89:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Hard fault interrupt.
  90:Core/Src/stm32f3xx_it.c ****   */
  91:Core/Src/stm32f3xx_it.c **** void HardFault_Handler(void)
  92:Core/Src/stm32f3xx_it.c **** {
  52              		.loc 1 92 1 view -0
  53              		.cfi_startproc
  54              		@ Volatile: function does not return.
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              		@ link register save eliminated.
  58              	.L4:
  93:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  94:Core/Src/stm32f3xx_it.c **** 
  95:Core/Src/stm32f3xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  96:Core/Src/stm32f3xx_it.c ****   while (1)
  59              		.loc 1 96 3 discriminator 1 view .LVU5
  97:Core/Src/stm32f3xx_it.c ****   {
  98:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  99:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 100:Core/Src/stm32f3xx_it.c ****   }
  60              		.loc 1 100 3 discriminator 1 view .LVU6
  96:Core/Src/stm32f3xx_it.c ****   {
  61              		.loc 1 96 9 discriminator 1 view .LVU7
  62 0000 FEE7     		b	.L4
  63              		.cfi_endproc
  64              	.LFE124:
  66              		.section	.text.MemManage_Handler,"ax",%progbits
  67              		.align	1
  68              		.global	MemManage_Handler
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	MemManage_Handler:
  74              	.LFB125:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 4


 101:Core/Src/stm32f3xx_it.c **** }
 102:Core/Src/stm32f3xx_it.c **** 
 103:Core/Src/stm32f3xx_it.c **** /**
 104:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Memory management fault.
 105:Core/Src/stm32f3xx_it.c ****   */
 106:Core/Src/stm32f3xx_it.c **** void MemManage_Handler(void)
 107:Core/Src/stm32f3xx_it.c **** {
  75              		.loc 1 107 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 108:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f3xx_it.c **** 
 110:Core/Src/stm32f3xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f3xx_it.c ****   while (1)
  82              		.loc 1 111 3 discriminator 1 view .LVU9
 112:Core/Src/stm32f3xx_it.c ****   {
 113:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 114:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 115:Core/Src/stm32f3xx_it.c ****   }
  83              		.loc 1 115 3 discriminator 1 view .LVU10
 111:Core/Src/stm32f3xx_it.c ****   {
  84              		.loc 1 111 9 discriminator 1 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE125:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	BusFault_Handler:
  97              	.LFB126:
 116:Core/Src/stm32f3xx_it.c **** }
 117:Core/Src/stm32f3xx_it.c **** 
 118:Core/Src/stm32f3xx_it.c **** /**
 119:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 120:Core/Src/stm32f3xx_it.c ****   */
 121:Core/Src/stm32f3xx_it.c **** void BusFault_Handler(void)
 122:Core/Src/stm32f3xx_it.c **** {
  98              		.loc 1 122 1 view -0
  99              		.cfi_startproc
 100              		@ Volatile: function does not return.
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104              	.L8:
 123:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 124:Core/Src/stm32f3xx_it.c **** 
 125:Core/Src/stm32f3xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 126:Core/Src/stm32f3xx_it.c ****   while (1)
 105              		.loc 1 126 3 discriminator 1 view .LVU13
 127:Core/Src/stm32f3xx_it.c ****   {
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 5


 128:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 129:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 130:Core/Src/stm32f3xx_it.c ****   }
 106              		.loc 1 130 3 discriminator 1 view .LVU14
 126:Core/Src/stm32f3xx_it.c ****   {
 107              		.loc 1 126 9 discriminator 1 view .LVU15
 108 0000 FEE7     		b	.L8
 109              		.cfi_endproc
 110              	.LFE126:
 112              		.section	.text.UsageFault_Handler,"ax",%progbits
 113              		.align	1
 114              		.global	UsageFault_Handler
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	UsageFault_Handler:
 120              	.LFB127:
 131:Core/Src/stm32f3xx_it.c **** }
 132:Core/Src/stm32f3xx_it.c **** 
 133:Core/Src/stm32f3xx_it.c **** /**
 134:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 135:Core/Src/stm32f3xx_it.c ****   */
 136:Core/Src/stm32f3xx_it.c **** void UsageFault_Handler(void)
 137:Core/Src/stm32f3xx_it.c **** {
 121              		.loc 1 137 1 view -0
 122              		.cfi_startproc
 123              		@ Volatile: function does not return.
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.L10:
 138:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 139:Core/Src/stm32f3xx_it.c **** 
 140:Core/Src/stm32f3xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 141:Core/Src/stm32f3xx_it.c ****   while (1)
 128              		.loc 1 141 3 discriminator 1 view .LVU17
 142:Core/Src/stm32f3xx_it.c ****   {
 143:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 144:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 145:Core/Src/stm32f3xx_it.c ****   }
 129              		.loc 1 145 3 discriminator 1 view .LVU18
 141:Core/Src/stm32f3xx_it.c ****   {
 130              		.loc 1 141 9 discriminator 1 view .LVU19
 131 0000 FEE7     		b	.L10
 132              		.cfi_endproc
 133              	.LFE127:
 135              		.section	.text.SVC_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	SVC_Handler
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	SVC_Handler:
 143              	.LFB128:
 146:Core/Src/stm32f3xx_it.c **** }
 147:Core/Src/stm32f3xx_it.c **** 
 148:Core/Src/stm32f3xx_it.c **** /**
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 6


 149:Core/Src/stm32f3xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 150:Core/Src/stm32f3xx_it.c ****   */
 151:Core/Src/stm32f3xx_it.c **** void SVC_Handler(void)
 152:Core/Src/stm32f3xx_it.c **** {
 144              		.loc 1 152 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 153:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 154:Core/Src/stm32f3xx_it.c **** 
 155:Core/Src/stm32f3xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 156:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 157:Core/Src/stm32f3xx_it.c **** 
 158:Core/Src/stm32f3xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 159:Core/Src/stm32f3xx_it.c **** }
 149              		.loc 1 159 1 view .LVU21
 150 0000 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE128:
 154              		.section	.text.DebugMon_Handler,"ax",%progbits
 155              		.align	1
 156              		.global	DebugMon_Handler
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	DebugMon_Handler:
 162              	.LFB129:
 160:Core/Src/stm32f3xx_it.c **** 
 161:Core/Src/stm32f3xx_it.c **** /**
 162:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Debug monitor.
 163:Core/Src/stm32f3xx_it.c ****   */
 164:Core/Src/stm32f3xx_it.c **** void DebugMon_Handler(void)
 165:Core/Src/stm32f3xx_it.c **** {
 163              		.loc 1 165 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 166:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 167:Core/Src/stm32f3xx_it.c **** 
 168:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 169:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 170:Core/Src/stm32f3xx_it.c **** 
 171:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 172:Core/Src/stm32f3xx_it.c **** }
 168              		.loc 1 172 1 view .LVU23
 169 0000 7047     		bx	lr
 170              		.cfi_endproc
 171              	.LFE129:
 173              		.section	.text.PendSV_Handler,"ax",%progbits
 174              		.align	1
 175              		.global	PendSV_Handler
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	PendSV_Handler:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 7


 181              	.LFB130:
 173:Core/Src/stm32f3xx_it.c **** 
 174:Core/Src/stm32f3xx_it.c **** /**
 175:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Pendable request for system service.
 176:Core/Src/stm32f3xx_it.c ****   */
 177:Core/Src/stm32f3xx_it.c **** void PendSV_Handler(void)
 178:Core/Src/stm32f3xx_it.c **** {
 182              		.loc 1 178 1 view -0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186              		@ link register save eliminated.
 179:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 180:Core/Src/stm32f3xx_it.c **** 
 181:Core/Src/stm32f3xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 182:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 183:Core/Src/stm32f3xx_it.c **** 
 184:Core/Src/stm32f3xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 185:Core/Src/stm32f3xx_it.c **** }
 187              		.loc 1 185 1 view .LVU25
 188 0000 7047     		bx	lr
 189              		.cfi_endproc
 190              	.LFE130:
 192              		.section	.text.SysTick_Handler,"ax",%progbits
 193              		.align	1
 194              		.global	SysTick_Handler
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	SysTick_Handler:
 200              	.LFB131:
 186:Core/Src/stm32f3xx_it.c **** 
 187:Core/Src/stm32f3xx_it.c **** /**
 188:Core/Src/stm32f3xx_it.c ****   * @brief This function handles System tick timer.
 189:Core/Src/stm32f3xx_it.c ****   */
 190:Core/Src/stm32f3xx_it.c **** void SysTick_Handler(void)
 191:Core/Src/stm32f3xx_it.c **** {
 201              		.loc 1 191 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205 0000 08B5     		push	{r3, lr}
 206              	.LCFI0:
 207              		.cfi_def_cfa_offset 8
 208              		.cfi_offset 3, -8
 209              		.cfi_offset 14, -4
 192:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 193:Core/Src/stm32f3xx_it.c **** 
 194:Core/Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 195:Core/Src/stm32f3xx_it.c ****   HAL_IncTick();
 210              		.loc 1 195 3 view .LVU27
 211 0002 FFF7FEFF 		bl	HAL_IncTick
 212              	.LVL0:
 196:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 197:Core/Src/stm32f3xx_it.c **** 
 198:Core/Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 199:Core/Src/stm32f3xx_it.c **** }
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 8


 213              		.loc 1 199 1 is_stmt 0 view .LVU28
 214 0006 08BD     		pop	{r3, pc}
 215              		.cfi_endproc
 216              	.LFE131:
 218              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 219              		.align	1
 220              		.global	DMA1_Channel1_IRQHandler
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	DMA1_Channel1_IRQHandler:
 226              	.LFB132:
 200:Core/Src/stm32f3xx_it.c **** 
 201:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
 202:Core/Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
 203:Core/Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 204:Core/Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 205:Core/Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
 206:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
 207:Core/Src/stm32f3xx_it.c **** 
 208:Core/Src/stm32f3xx_it.c **** /**
 209:Core/Src/stm32f3xx_it.c ****   * @brief This function handles DMA1 channel1 global interrupt.
 210:Core/Src/stm32f3xx_it.c ****   */
 211:Core/Src/stm32f3xx_it.c **** void DMA1_Channel1_IRQHandler(void)
 212:Core/Src/stm32f3xx_it.c **** {
 227              		.loc 1 212 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231 0000 08B5     		push	{r3, lr}
 232              	.LCFI1:
 233              		.cfi_def_cfa_offset 8
 234              		.cfi_offset 3, -8
 235              		.cfi_offset 14, -4
 213:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
 214:Core/Src/stm32f3xx_it.c **** 
 215:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
 216:Core/Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 236              		.loc 1 216 3 view .LVU30
 237 0002 0248     		ldr	r0, .L18
 238 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 239              	.LVL1:
 217:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
 218:Core/Src/stm32f3xx_it.c **** 
 219:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
 220:Core/Src/stm32f3xx_it.c **** }
 240              		.loc 1 220 1 is_stmt 0 view .LVU31
 241 0008 08BD     		pop	{r3, pc}
 242              	.L19:
 243 000a 00BF     		.align	2
 244              	.L18:
 245 000c 00000000 		.word	hdma_adc1
 246              		.cfi_endproc
 247              	.LFE132:
 249              		.section	.text.DMA1_Channel4_IRQHandler,"ax",%progbits
 250              		.align	1
 251              		.global	DMA1_Channel4_IRQHandler
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 9


 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 256              	DMA1_Channel4_IRQHandler:
 257              	.LFB133:
 221:Core/Src/stm32f3xx_it.c **** 
 222:Core/Src/stm32f3xx_it.c **** /**
 223:Core/Src/stm32f3xx_it.c ****   * @brief This function handles DMA1 channel4 global interrupt.
 224:Core/Src/stm32f3xx_it.c ****   */
 225:Core/Src/stm32f3xx_it.c **** void DMA1_Channel4_IRQHandler(void)
 226:Core/Src/stm32f3xx_it.c **** {
 258              		.loc 1 226 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262 0000 08B5     		push	{r3, lr}
 263              	.LCFI2:
 264              		.cfi_def_cfa_offset 8
 265              		.cfi_offset 3, -8
 266              		.cfi_offset 14, -4
 227:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
 228:Core/Src/stm32f3xx_it.c **** 
 229:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 0 */
 230:Core/Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_tx);
 267              		.loc 1 230 3 view .LVU33
 268 0002 0248     		ldr	r0, .L22
 269 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 270              	.LVL2:
 231:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
 232:Core/Src/stm32f3xx_it.c **** 
 233:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 1 */
 234:Core/Src/stm32f3xx_it.c **** }
 271              		.loc 1 234 1 is_stmt 0 view .LVU34
 272 0008 08BD     		pop	{r3, pc}
 273              	.L23:
 274 000a 00BF     		.align	2
 275              	.L22:
 276 000c 00000000 		.word	hdma_usart1_tx
 277              		.cfi_endproc
 278              	.LFE133:
 280              		.section	.text.DMA1_Channel5_IRQHandler,"ax",%progbits
 281              		.align	1
 282              		.global	DMA1_Channel5_IRQHandler
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 287              	DMA1_Channel5_IRQHandler:
 288              	.LFB134:
 235:Core/Src/stm32f3xx_it.c **** 
 236:Core/Src/stm32f3xx_it.c **** /**
 237:Core/Src/stm32f3xx_it.c ****   * @brief This function handles DMA1 channel5 global interrupt.
 238:Core/Src/stm32f3xx_it.c ****   */
 239:Core/Src/stm32f3xx_it.c **** void DMA1_Channel5_IRQHandler(void)
 240:Core/Src/stm32f3xx_it.c **** {
 289              		.loc 1 240 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 10


 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293 0000 08B5     		push	{r3, lr}
 294              	.LCFI3:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
 241:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
 242:Core/Src/stm32f3xx_it.c **** 
 243:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 0 */
 244:Core/Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_rx);
 298              		.loc 1 244 3 view .LVU36
 299 0002 0248     		ldr	r0, .L26
 300 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 301              	.LVL3:
 245:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
 246:Core/Src/stm32f3xx_it.c **** 
 247:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 1 */
 248:Core/Src/stm32f3xx_it.c **** }
 302              		.loc 1 248 1 is_stmt 0 view .LVU37
 303 0008 08BD     		pop	{r3, pc}
 304              	.L27:
 305 000a 00BF     		.align	2
 306              	.L26:
 307 000c 00000000 		.word	hdma_usart1_rx
 308              		.cfi_endproc
 309              	.LFE134:
 311              		.section	.text.DMA1_Channel6_IRQHandler,"ax",%progbits
 312              		.align	1
 313              		.global	DMA1_Channel6_IRQHandler
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
 318              	DMA1_Channel6_IRQHandler:
 319              	.LFB135:
 249:Core/Src/stm32f3xx_it.c **** 
 250:Core/Src/stm32f3xx_it.c **** /**
 251:Core/Src/stm32f3xx_it.c ****   * @brief This function handles DMA1 channel6 global interrupt.
 252:Core/Src/stm32f3xx_it.c ****   */
 253:Core/Src/stm32f3xx_it.c **** void DMA1_Channel6_IRQHandler(void)
 254:Core/Src/stm32f3xx_it.c **** {
 320              		.loc 1 254 1 is_stmt 1 view -0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324 0000 08B5     		push	{r3, lr}
 325              	.LCFI4:
 326              		.cfi_def_cfa_offset 8
 327              		.cfi_offset 3, -8
 328              		.cfi_offset 14, -4
 255:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
 256:Core/Src/stm32f3xx_it.c **** 
 257:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel6_IRQn 0 */
 258:Core/Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart2_rx);
 329              		.loc 1 258 3 view .LVU39
 330 0002 0248     		ldr	r0, .L30
 331 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 332              	.LVL4:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 11


 259:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
 260:Core/Src/stm32f3xx_it.c **** 
 261:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel6_IRQn 1 */
 262:Core/Src/stm32f3xx_it.c **** }
 333              		.loc 1 262 1 is_stmt 0 view .LVU40
 334 0008 08BD     		pop	{r3, pc}
 335              	.L31:
 336 000a 00BF     		.align	2
 337              	.L30:
 338 000c 00000000 		.word	hdma_usart2_rx
 339              		.cfi_endproc
 340              	.LFE135:
 342              		.section	.text.DMA1_Channel7_IRQHandler,"ax",%progbits
 343              		.align	1
 344              		.global	DMA1_Channel7_IRQHandler
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 349              	DMA1_Channel7_IRQHandler:
 350              	.LFB136:
 263:Core/Src/stm32f3xx_it.c **** 
 264:Core/Src/stm32f3xx_it.c **** /**
 265:Core/Src/stm32f3xx_it.c ****   * @brief This function handles DMA1 channel7 global interrupt.
 266:Core/Src/stm32f3xx_it.c ****   */
 267:Core/Src/stm32f3xx_it.c **** void DMA1_Channel7_IRQHandler(void)
 268:Core/Src/stm32f3xx_it.c **** {
 351              		.loc 1 268 1 is_stmt 1 view -0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355 0000 08B5     		push	{r3, lr}
 356              	.LCFI5:
 357              		.cfi_def_cfa_offset 8
 358              		.cfi_offset 3, -8
 359              		.cfi_offset 14, -4
 269:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
 270:Core/Src/stm32f3xx_it.c **** 
 271:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel7_IRQn 0 */
 272:Core/Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart2_tx);
 360              		.loc 1 272 3 view .LVU42
 361 0002 0248     		ldr	r0, .L34
 362 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 363              	.LVL5:
 273:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
 274:Core/Src/stm32f3xx_it.c **** 
 275:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel7_IRQn 1 */
 276:Core/Src/stm32f3xx_it.c **** }
 364              		.loc 1 276 1 is_stmt 0 view .LVU43
 365 0008 08BD     		pop	{r3, pc}
 366              	.L35:
 367 000a 00BF     		.align	2
 368              	.L34:
 369 000c 00000000 		.word	hdma_usart2_tx
 370              		.cfi_endproc
 371              	.LFE136:
 373              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 374              		.align	1
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 12


 375              		.global	TIM2_IRQHandler
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	TIM2_IRQHandler:
 381              	.LFB137:
 277:Core/Src/stm32f3xx_it.c **** 
 278:Core/Src/stm32f3xx_it.c **** /**
 279:Core/Src/stm32f3xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 280:Core/Src/stm32f3xx_it.c ****   */
 281:Core/Src/stm32f3xx_it.c **** void TIM2_IRQHandler(void)
 282:Core/Src/stm32f3xx_it.c **** {
 382              		.loc 1 282 1 is_stmt 1 view -0
 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 0
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 386 0000 08B5     		push	{r3, lr}
 387              	.LCFI6:
 388              		.cfi_def_cfa_offset 8
 389              		.cfi_offset 3, -8
 390              		.cfi_offset 14, -4
 283:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 284:Core/Src/stm32f3xx_it.c **** 
 285:Core/Src/stm32f3xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 286:Core/Src/stm32f3xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 391              		.loc 1 286 3 view .LVU45
 392 0002 0248     		ldr	r0, .L38
 393 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 394              	.LVL6:
 287:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 288:Core/Src/stm32f3xx_it.c **** 
 289:Core/Src/stm32f3xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 290:Core/Src/stm32f3xx_it.c **** }
 395              		.loc 1 290 1 is_stmt 0 view .LVU46
 396 0008 08BD     		pop	{r3, pc}
 397              	.L39:
 398 000a 00BF     		.align	2
 399              	.L38:
 400 000c 00000000 		.word	htim2
 401              		.cfi_endproc
 402              	.LFE137:
 404              		.section	.text.USART1_IRQHandler,"ax",%progbits
 405              		.align	1
 406              		.global	USART1_IRQHandler
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 411              	USART1_IRQHandler:
 412              	.LFB138:
 291:Core/Src/stm32f3xx_it.c **** 
 292:Core/Src/stm32f3xx_it.c **** /**
 293:Core/Src/stm32f3xx_it.c ****   * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT lin
 294:Core/Src/stm32f3xx_it.c ****   */
 295:Core/Src/stm32f3xx_it.c **** void USART1_IRQHandler(void)
 296:Core/Src/stm32f3xx_it.c **** {
 413              		.loc 1 296 1 is_stmt 1 view -0
 414              		.cfi_startproc
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 13


 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417 0000 08B5     		push	{r3, lr}
 418              	.LCFI7:
 419              		.cfi_def_cfa_offset 8
 420              		.cfi_offset 3, -8
 421              		.cfi_offset 14, -4
 297:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 298:Core/Src/stm32f3xx_it.c **** 
 299:Core/Src/stm32f3xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 300:Core/Src/stm32f3xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 422              		.loc 1 300 3 view .LVU48
 423 0002 0248     		ldr	r0, .L42
 424 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 425              	.LVL7:
 301:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 302:Core/Src/stm32f3xx_it.c **** 
 303:Core/Src/stm32f3xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 304:Core/Src/stm32f3xx_it.c **** }
 426              		.loc 1 304 1 is_stmt 0 view .LVU49
 427 0008 08BD     		pop	{r3, pc}
 428              	.L43:
 429 000a 00BF     		.align	2
 430              	.L42:
 431 000c 00000000 		.word	huart1
 432              		.cfi_endproc
 433              	.LFE138:
 435              		.section	.text.USART2_IRQHandler,"ax",%progbits
 436              		.align	1
 437              		.global	USART2_IRQHandler
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	USART2_IRQHandler:
 443              	.LFB139:
 305:Core/Src/stm32f3xx_it.c **** 
 306:Core/Src/stm32f3xx_it.c **** /**
 307:Core/Src/stm32f3xx_it.c ****   * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT lin
 308:Core/Src/stm32f3xx_it.c ****   */
 309:Core/Src/stm32f3xx_it.c **** void USART2_IRQHandler(void)
 310:Core/Src/stm32f3xx_it.c **** {
 444              		.loc 1 310 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448 0000 08B5     		push	{r3, lr}
 449              	.LCFI8:
 450              		.cfi_def_cfa_offset 8
 451              		.cfi_offset 3, -8
 452              		.cfi_offset 14, -4
 311:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 0 */
 312:Core/Src/stm32f3xx_it.c **** 
 313:Core/Src/stm32f3xx_it.c ****   /* USER CODE END USART2_IRQn 0 */
 314:Core/Src/stm32f3xx_it.c ****   HAL_UART_IRQHandler(&huart2);
 453              		.loc 1 314 3 view .LVU51
 454 0002 0248     		ldr	r0, .L46
 455 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 14


 456              	.LVL8:
 315:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 1 */
 316:Core/Src/stm32f3xx_it.c **** 
 317:Core/Src/stm32f3xx_it.c ****   /* USER CODE END USART2_IRQn 1 */
 318:Core/Src/stm32f3xx_it.c **** }
 457              		.loc 1 318 1 is_stmt 0 view .LVU52
 458 0008 08BD     		pop	{r3, pc}
 459              	.L47:
 460 000a 00BF     		.align	2
 461              	.L46:
 462 000c 00000000 		.word	huart2
 463              		.cfi_endproc
 464              	.LFE139:
 466              		.text
 467              	.Letext0:
 468              		.file 2 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 469              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 470              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 471              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 472              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 473              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 474              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 475              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3xx_it.c
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:21     .text.NMI_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:27     .text.NMI_Handler:00000000 NMI_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:44     .text.HardFault_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:50     .text.HardFault_Handler:00000000 HardFault_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:67     .text.MemManage_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:73     .text.MemManage_Handler:00000000 MemManage_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:90     .text.BusFault_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:96     .text.BusFault_Handler:00000000 BusFault_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:113    .text.UsageFault_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:119    .text.UsageFault_Handler:00000000 UsageFault_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:136    .text.SVC_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:142    .text.SVC_Handler:00000000 SVC_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:155    .text.DebugMon_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:161    .text.DebugMon_Handler:00000000 DebugMon_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:174    .text.PendSV_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:180    .text.PendSV_Handler:00000000 PendSV_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:193    .text.SysTick_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:199    .text.SysTick_Handler:00000000 SysTick_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:219    .text.DMA1_Channel1_IRQHandler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:225    .text.DMA1_Channel1_IRQHandler:00000000 DMA1_Channel1_IRQHandler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:245    .text.DMA1_Channel1_IRQHandler:0000000c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:250    .text.DMA1_Channel4_IRQHandler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:256    .text.DMA1_Channel4_IRQHandler:00000000 DMA1_Channel4_IRQHandler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:276    .text.DMA1_Channel4_IRQHandler:0000000c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:281    .text.DMA1_Channel5_IRQHandler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:287    .text.DMA1_Channel5_IRQHandler:00000000 DMA1_Channel5_IRQHandler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:307    .text.DMA1_Channel5_IRQHandler:0000000c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:312    .text.DMA1_Channel6_IRQHandler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:318    .text.DMA1_Channel6_IRQHandler:00000000 DMA1_Channel6_IRQHandler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:338    .text.DMA1_Channel6_IRQHandler:0000000c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:343    .text.DMA1_Channel7_IRQHandler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:349    .text.DMA1_Channel7_IRQHandler:00000000 DMA1_Channel7_IRQHandler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:369    .text.DMA1_Channel7_IRQHandler:0000000c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:374    .text.TIM2_IRQHandler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:380    .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:400    .text.TIM2_IRQHandler:0000000c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:405    .text.USART1_IRQHandler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:411    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:431    .text.USART1_IRQHandler:0000000c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:436    .text.USART2_IRQHandler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:442    .text.USART2_IRQHandler:00000000 USART2_IRQHandler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s:462    .text.USART2_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
hdma_adc1
hdma_usart1_tx
hdma_usart1_rx
hdma_usart2_rx
hdma_usart2_tx
HAL_TIM_IRQHandler
htim2
HAL_UART_IRQHandler
huart1
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccQjk6Rn.s 			page 16


huart2
