`timescale 1ns/100ps
module tb_factorial();
	reg clk, tb_reset_n, tb_S_sel, tb_S_wr, tb_M_grant, tb_m_interrupt;
	reg [7:0] tb_S_address;
	reg [31:0] tb_S_din, tb_M_din;
	wire tb_M_req, tb_M_wr, tb_f_interrupt;
	wire [7:0] tb_M_address;
	wire [31:0] tb_S_dout, tb_M_dout;
	
	factorial U0_factorial(.clk(clk),
								  .reset_n(tb_reset_n),
								  .S_sel(tb_S_sel),
								  .S_wr(tb_S_wr),
								  .S_address(tb_S_address),
								  .S_din(tb_S_din),
								  .M_grant(tb_M_grant),
								  .M_din(tb_M_din),
								  .m_interrupt(tb_m_interrupt),
								  .S_dout(tb_S_dout),
								  .M_req(tb_M_req),
								  .M_wr(tb_M_wr),
								  .M_address(tb_M_address),
								  .M_dout(tb_M_dout),
								  .f_interrupt(tb_f_interrupt));
	
	always #10 clk=~clk;
	
	initial
		begin
			#0		clk=1'b0;	tb_reset_n=1'b0;	tb_S_sel=1'b0;	tb_S_wr=1'b0;	tb_M_grant=1'b0;	tb_m_interrupt=1'b0;	tb_S_address=8'h00;	tb_S_din=32'h00;	tb_M_din=32'h00;
			
		end
	
	
	
endmodule
