
---------- Begin Simulation Statistics ----------
final_tick                               321996278792                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 424875                       # Simulator instruction rate (inst/s)
host_mem_usage                               16965264                       # Number of bytes of host memory used
host_op_rate                                   424866                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.35                       # Real time elapsed on the host
host_tick_rate                               91098765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000036                       # Number of instructions simulated
sim_ops                                       1000036                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000214                       # Number of seconds simulated
sim_ticks                                   214426392                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          30                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  15                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    26                       # Number of integer alu accesses
system.cpu.num_int_insts                           26                       # number of integer instructions
system.cpu.num_int_register_reads                  30                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 26                       # number of times the integer registers were written
system.cpu.num_load_insts                          13                       # Number of load instructions
system.cpu.num_mem_refs                            13                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        17     56.67%     56.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.67% # Class of executed instruction
system.cpu.op_class::MemRead                       13     43.33%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            477171                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           477264                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.663823                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.663823                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          598                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           159080                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     6                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.521963                       # Inst execution rate
system.switch_cpus.iew.exec_refs               483678                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              46194                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1646                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        438261                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        46973                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1015637                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        437484                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          278                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1010320                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         78111                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            619                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         78091                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1119195                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1008363                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.715747                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            801061                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.519015                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1008501                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1042271                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          803272                       # number of integer regfile writes
system.switch_cpus.ipc                       1.506426                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.506426                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        526690     52.12%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       437681     43.31%     95.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        46227      4.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1010598                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               29887                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.029574                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            6323     21.16%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          23339     78.09%     99.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           225      0.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1040485                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      2714048                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1008363                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1031245                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1015631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1010598                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        15579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           17                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        11501                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       662948                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.524400                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.965703                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       342137     51.61%     51.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        68588     10.35%     61.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        56871      8.58%     70.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        65524      9.88%     80.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        63159      9.53%     89.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        35183      5.31%     95.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        21154      3.19%     98.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         6435      0.97%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3897      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       662948                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.522382                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       113428                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         7600                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       438261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        46973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2066698                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   663827                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        19848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        39965                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       313188                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           313197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       313188                       # number of overall hits
system.cpu.dcache.overall_hits::total          313197                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        42882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        42882                       # number of overall misses
system.cpu.dcache.overall_misses::total         42886                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    584986915                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    584986915                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    584986915                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    584986915                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           13                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       356070                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       356083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           13                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       356070                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       356083                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.307692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.120431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.120438                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.307692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.120431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.120438                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13641.782450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13640.510073                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13641.782450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13640.510073                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        36770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2589                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.202395                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          500                       # number of writebacks
system.cpu.dcache.writebacks::total               500                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        22781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        22781                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22781                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        20101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        20101                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20101                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    302167146                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    302167146                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    302167146                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    302167146                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056450                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15032.443461                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15032.443461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15032.443461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15032.443461                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19848                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            9                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       267858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          267867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        42376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         42380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    558134310                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    558134310                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           13                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       310234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       310247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.307692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.136594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.136601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13171.000330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13169.757197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        22781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        19595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    275641417                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    275641417                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14066.926104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14066.926104                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        45330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     26852605                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26852605                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        45836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53068.389328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53068.389328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     26525729                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26525729                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 52422.389328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52422.389328                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           250.038985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               61176                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19848                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.082225                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      321781852981                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.105043                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   247.933942                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.008223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.968492                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2868768                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2868768                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           28                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        95286                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            95314                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           28                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        95286                       # number of overall hits
system.cpu.icache.overall_hits::total           95314                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           22                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           22                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1440257                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1440257                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1440257                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1440257                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        95308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        95338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        95308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        95338                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000231                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000231                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 65466.227273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60010.708333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 65466.227273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60010.708333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           10                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       740962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       740962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       740962                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       740962                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74096.200000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74096.200000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74096.200000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74096.200000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           28                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        95286                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           95314                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           22                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1440257                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1440257                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        95308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        95338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 65466.227273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60010.708333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           10                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       740962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       740962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74096.200000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74096.200000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            11.976958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      321781852981                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999961                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     9.976997                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.019486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            762716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           762716                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 321781862400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    214416392                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        18287                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18287                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        18287                       # number of overall hits
system.l2.overall_hits::total                   18287                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1814                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1814                       # number of overall misses
system.l2.overall_misses::total                  1830                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       731272                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    152050958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        152782230                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       731272                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    152050958                       # number of overall miss cycles
system.l2.overall_miss_latency::total       152782230                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        20101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20117                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        20101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20117                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.090244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090968                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.090244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090968                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73127.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83820.814774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83487.557377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73127.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83820.814774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83487.557377                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1824                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2296                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       664973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    140043695                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    140708668                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     31815122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       664973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    140043695                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    172523790                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.090244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090670                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.090244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.114132                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66497.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77201.595921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77142.910088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67404.919492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66497.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77201.595921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75141.023519                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          500                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              500                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          500                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          472                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            472                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     31815122                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     31815122                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67404.919492                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67404.919492                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   189                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          317                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 317                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     24702717                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24702717                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.626482                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.626482                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77926.552050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77926.552050                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     22604705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22604705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.626482                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.626482                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71308.217666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71308.217666                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       731272                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       731272                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           10                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             12                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73127.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 60939.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       664973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       664973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66497.300000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66497.300000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    127348241                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    127348241                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        19595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.076397                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85068.965264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84842.265823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    117438990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    117438990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.076397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78449.559118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78449.559118                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     472                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 472                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1471.725055                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              321781852981                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.999964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   199.988825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.977321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1255.758984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.024413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.153291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.179654                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           472                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1418                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.057617                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.223389                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    641742                       # Number of tag accesses
system.l2.tags.data_accesses                   641742                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579634                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6738                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2296                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4592                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4592                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  293888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1370.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     213570830                       # Total gap between requests
system.mem_ctrls.avgGap                      93018.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        60416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       232192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 281756361.409093737602                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5969414.436633341946                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1082851778.805288076401                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          944                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           20                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         3628                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     29722492                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       530886                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    134279440                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31485.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     26544.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     37011.97                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        60416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       232192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        294656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          472                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1814                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2302                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1193883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2387766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    281756361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5969414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1082851779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1374159203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1193883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5969414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7163297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1193883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2387766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    281756361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5969414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1082851779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1374159203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4592                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                87194354                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              17229184                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          164532818                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18988.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35830.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3724                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   338.085352                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   248.691410                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   299.695931                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          396     45.67%     45.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          208     23.99%     69.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           77      8.88%     78.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           39      4.50%     83.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           13      1.50%     84.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           20      2.31%     86.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      0.69%     87.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          108     12.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                293888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1370.577555                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5141380.608000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2537732.736000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   16678690.560000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 17404432.416000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 92852589.984000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 17096592.072000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  151711418.376000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   707.522134                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     37858295                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    169538097                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    4003534.080000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1970903.088000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   13713590.016000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 17404432.416000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 109352310.144000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 3090222.240000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  149534991.984000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   697.372141                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      6516622                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    200879770                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1985                       # Transaction distribution
system.membus.trans_dist::ReadExReq               317                       # Transaction distribution
system.membus.trans_dist::ReadExResp              317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4604                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4604                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       294656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  294656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2302                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3165156                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21221009                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          164272                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       164198                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          598                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        86366                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           86293                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.915476                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        15757                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          592                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       660727                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.513493                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.869412                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       452707     68.52%     68.52% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        74561     11.28%     79.80% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2         7944      1.20%     81.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         6999      1.06%     82.06% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4         1543      0.23%     82.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5        10552      1.60%     83.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6         5473      0.83%     84.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        10794      1.63%     86.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8        90154     13.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       660727                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000006                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000006                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              477340                       # Number of memory references committed
system.switch_cpus.commit.loads                431503                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             158611                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              841395                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       522666     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       431503     43.15%     95.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        45837      4.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000006                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples        90154                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            35908                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        475576                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            121719                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         29123                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            619                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        84583                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             7                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1020582                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            22                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        96133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1038826                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              164272                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        86295                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                566190                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1250                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines             95308                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       662948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.567051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.694746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           459272     69.28%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            19440      2.93%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            12672      1.91%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            23900      3.61%     77.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            39980      6.03%     83.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             8857      1.34%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            28639      4.32%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            15154      2.29%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            55034      8.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       662948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.247462                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.564905                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              126528                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads            6737                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           1134                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            371                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    214426392                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            619                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            51651                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles           80160                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            135058                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        395457                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1017790                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             5                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           4987                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         388420                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents           1850                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands      1292148                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1532183                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1050026                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1271379                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            20699                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               2                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            164948                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1586336                       # The number of ROB reads
system.switch_cpus.rob.writes                 2033801                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000006                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000006                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             19610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          500                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19348                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             506                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            12                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           24                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        60057                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 60081                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2637312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                2638848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             826                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            20943                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  20943    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              20943                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 321996278792                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           13552757                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             16150                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          32461500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               323887853033                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 475805                       # Simulator instruction rate (inst/s)
host_mem_usage                               16967312                       # Number of bytes of host memory used
host_op_rate                                   475812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.12                       # Real time elapsed on the host
host_tick_rate                               81819524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000037                       # Number of instructions simulated
sim_ops                                      11000227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001892                       # Number of seconds simulated
sim_ticks                                  1891574241                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16912                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4588752                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4595055                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.585627                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.585627                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    9903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        13222                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1530122                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    16                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.767445                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5004796                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             548544                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           93897                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4492431                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       563683                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10485503                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4456252                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11544                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10350632                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        478391                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          12798                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        478433                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3544                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         9678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11286707                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10324218                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.728289                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8219985                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.762935                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10330880                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10779414                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8252332                       # number of integer regfile writes
system.switch_cpus.ipc                       1.707573                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.707573                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5347648     51.61%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4464190     43.08%     94.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       550337      5.31%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10362177                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              291706                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028151                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           55046     18.87%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         233606     80.08%     98.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3054      1.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10653881                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     26862905                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10324218                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10970869                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10485479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10362177                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            8                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       485292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          482                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       255045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5846364                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.772414                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.007497                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2576458     44.07%     44.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       663448     11.35%     55.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       588567     10.07%     65.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       670984     11.48%     76.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       670145     11.46%     88.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       367623      6.29%     94.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       210127      3.59%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        62910      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        36102      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5846364                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.769417                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1230878                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       104368                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4492431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       563683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21561254                       # number of misc regfile reads
system.switch_cpus.numCycles                  5856267                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       196862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       393791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3170623                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3170623                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3170623                       # number of overall hits
system.cpu.dcache.overall_hits::total         3170623                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       416240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         416240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       416240                       # number of overall misses
system.cpu.dcache.overall_misses::total        416240                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4337752725                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4337752725                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4337752725                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4337752725                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3586863                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3586863                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3586863                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3586863                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.116046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.116046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.116046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.116046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10421.277929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10421.277929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10421.277929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10421.277929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       190045                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20321                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.352148                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24258                       # number of writebacks
system.cpu.dcache.writebacks::total             24258                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       219378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       219378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       219378                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       219378                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       196862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       196862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       196862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       196862                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2049883970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2049883970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2049883970                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2049883970                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.054884                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054884                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.054884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054884                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10412.796629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10412.796629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10412.796629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10412.796629                       # average overall mshr miss latency
system.cpu.dcache.replacements                 196862                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2657188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2657188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       409052                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        409052                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4268170773                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4268170773                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3066240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3066240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.133405                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.133405                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10434.298752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10434.298752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       217235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       217235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       191817                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       191817                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1996068294                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1996068294                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10406.107352                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10406.107352                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       513435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         513435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     69581952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69581952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       520623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       520623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  9680.293823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9680.293823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         5045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     53815676                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53815676                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10667.131021                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10667.131021                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3639610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            197118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.464118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.830510                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.169490                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.007150                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.992850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28891766                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28891766                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1058287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1058287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1058287                       # number of overall hits
system.cpu.icache.overall_hits::total         1058287                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           84                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             84                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           84                       # number of overall misses
system.cpu.icache.overall_misses::total            84                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6727444                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6727444                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6727444                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6727444                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1058371                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1058371                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1058371                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1058371                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80088.619048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80088.619048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80088.619048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80088.619048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          602                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   200.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           67                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5678017                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5678017                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5678017                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5678017                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84746.522388                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84746.522388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84746.522388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84746.522388                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1058287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1058287                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           84                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            84                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6727444                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6727444                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1058371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1058371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80088.619048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80088.619048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5678017                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5678017                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84746.522388                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84746.522388                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            23.634752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1153680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                79                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14603.544304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    21.634752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.046162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.154297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8467035                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8467035                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1891574241                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       190622                       # number of demand (read+write) hits
system.l2.demand_hits::total                   190622                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       190622                       # number of overall hits
system.l2.overall_hits::total                  190622                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           67                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6240                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6307                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           67                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6240                       # number of overall misses
system.l2.overall_misses::total                  6307                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5612125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    499117365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        504729490                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5612125                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    499117365                       # number of overall miss cycles
system.l2.overall_miss_latency::total       504729490                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       196862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               196929                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       196862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              196929                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.031697                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.032027                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.031697                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.032027                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83763.059701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79986.757212                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80026.873315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83763.059701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79986.757212                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80026.873315                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6307                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         5101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11408                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5169323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    457817531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    462986854                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    359888523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5169323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    457817531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    822875377                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.031697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032027                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.031697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057930                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77154.074627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73368.194071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73408.411923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70552.543227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77154.074627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73368.194071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72131.432065                       # average overall mshr miss latency
system.l2.replacements                           5518                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        24258                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24258                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        24258                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24258                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         5101                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           5101                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    359888523                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    359888523                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70552.543227                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70552.543227                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 198                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     15952970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15952970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         5045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.039247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.039247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80570.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80570.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     14639788                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14639788                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.039247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73938.323232                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73938.323232                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5612125                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5612125                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           67                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             67                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83763.059701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83763.059701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5169323                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5169323                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77154.074627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77154.074627                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       185775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            185775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         6042                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6042                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    483164395                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    483164395                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       191817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        191817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.031499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79967.625786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79967.625786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         6042                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6042                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    443177743                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    443177743                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.031499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73349.510593                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73349.510593                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    5158                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                5158                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   126                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6588.869211                       # Cycle average of tags in use
system.l2.tags.total_refs                      439328                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13710                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.044347                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.169490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.051426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.073399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2490.818699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    17.246285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4076.509914                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.304055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.497621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.804305                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2828                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         2224                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1825                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.345215                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.654785                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6312064                       # Number of tag accesses
system.l2.tags.data_accesses                  6312064                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     10202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000634472                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               34319                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22816                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22816                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1460224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    771.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1892363976                       # Total gap between requests
system.mem_ctrls.avgGap                     165880.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       652928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         8576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       798720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 345177041.348809540272                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4533789.800111789256                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 422251467.950709939003                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        10202                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          134                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        12480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    355004496                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4954326                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    408147188                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34797.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     36972.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     32704.10                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       652928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         8576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       798592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1460096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         8576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         8576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         5101                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         6239                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          11407                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    345177041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4533790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    422183799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        771894631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4533790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4533790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    345177041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4533790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    422183799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       771894631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                22816                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               383838938                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              85605632                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          768106010                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16823.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33665.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20967                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1848                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   790.025974                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   646.304635                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   352.772076                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          250     13.53%     13.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          147      7.95%     21.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           56      3.03%     24.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           32      1.73%     26.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           42      2.27%     28.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           80      4.33%     32.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           52      2.81%     35.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1189     64.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1848                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1460224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              771.962299                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    9239735.232000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    4555438.272000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   74656995.840000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 156639891.744000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 503049550.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 416840161.248000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1164981772.416000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   615.879487                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    929147280                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     63180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    899246961                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    10240618.752000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    5049464.112000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   76344720.480000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 156639891.744000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 547897191.072000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 379127372.232000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1175299258.392000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   621.333931                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    843929880                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     63180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    984464361                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11209                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5504                       # Transaction distribution
system.membus.trans_dist::ReadExReq               198                       # Transaction distribution
system.membus.trans_dist::ReadExResp              198                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11210                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        28319                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  28319                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1460096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1460096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11408                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11408    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11408                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            22726816                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          105169710                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1610101                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1609482                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        12755                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       902522                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          902335                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.979280                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              71                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            7                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            7                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       486868                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12713                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5777376                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.730924                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.969998                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3605621     62.41%     62.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       803461     13.91%     76.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       118346      2.05%     78.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        69406      1.20%     79.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        36934      0.64%     80.21% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       107014      1.85%     82.06% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        58675      1.02%     83.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       106383      1.84%     84.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       871536     15.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5777376                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000006                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4806504                       # Number of memory references committed
system.switch_cpus.commit.loads               4285881                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1510915                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8489391                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            25                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5193692     51.94%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4285881     42.86%     94.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       520623      5.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000196                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       871536                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           435077                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3806419                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1302640                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        289430                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          12798                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       879462                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            44                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       10596131                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           130                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1066113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10873549                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1610101                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       902406                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4767188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           25684                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          206                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1058372                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          3688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5846364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.859963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.848457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3728441     63.77%     63.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           189982      3.25%     67.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           135484      2.32%     69.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           254485      4.35%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           404711      6.92%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           105517      1.80%     82.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           265609      4.54%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           187545      3.21%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           574590      9.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5846364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.274936                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.856737                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1389453                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          206550                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1453                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          43057                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            382                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1891574241                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          12798                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           596994                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          573936                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          745                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1427440                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       3234451                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10536278                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             6                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          47541                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3181650                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents           1068                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     13103204                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            15671142                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         10971226                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               12                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      12500300                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           602903                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              24                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1667765                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 15392878                       # The number of ROB reads
system.switch_cpus.rob.writes                21044165                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000191                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            191884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24258                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          178122                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             8901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5045                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            67                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       191817                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          134                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       590586                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                590720                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     28303360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               28311936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           14419                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           211348                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000066                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008139                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 211334     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             211348                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1891574241                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          158535829                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            108527                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         317932130                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
