-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TrackletCalculator_L1L2F is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bx_V : IN STD_LOGIC_VECTOR (2 downto 0);
    innerStubs_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    innerStubs_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    innerStubs_0_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
    outerStubs_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outerStubs_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    outerStubs_0_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
    stubPairs_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_0_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_1_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_2_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_2_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_2_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_3_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_3_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_3_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_4_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_4_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_4_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_5_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_6_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_6_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_6_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_7_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_7_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_7_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_8_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_8_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_8_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_0_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_0_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_1_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_1_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_2_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_2_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_3_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_3_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_4_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_4_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_5_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_5_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_6_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_6_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_7_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_7_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_8_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_8_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    bx_o_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    bx_o_V_ap_vld : OUT STD_LOGIC;
    trackletParameters_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    trackletParameters_dataarray_data_V_ce0 : OUT STD_LOGIC;
    trackletParameters_dataarray_data_V_we0 : OUT STD_LOGIC;
    trackletParameters_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (69 downto 0);
    projout_barrel_ps_13_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    projout_barrel_ps_13_dataarray_data_V_ce0 : OUT STD_LOGIC;
    projout_barrel_ps_13_dataarray_data_V_we0 : OUT STD_LOGIC;
    projout_barrel_ps_13_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
    projout_barrel_2s_1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    projout_barrel_2s_1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    projout_barrel_2s_1_dataarray_data_V_we0 : OUT STD_LOGIC;
    projout_barrel_2s_1_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (57 downto 0);
    projout_barrel_2s_5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    projout_barrel_2s_5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    projout_barrel_2s_5_dataarray_data_V_we0 : OUT STD_LOGIC;
    projout_barrel_2s_5_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (57 downto 0);
    projout_barrel_2s_9_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    projout_barrel_2s_9_dataarray_data_V_ce0 : OUT STD_LOGIC;
    projout_barrel_2s_9_dataarray_data_V_we0 : OUT STD_LOGIC;
    projout_barrel_2s_9_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (57 downto 0) );
end;


architecture behav of TrackletCalculator_L1L2F is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "TrackletCalculator_L1L2F,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.471875,HLS_SYN_LAT=128,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=48,HLS_SYN_FF=3242,HLS_SYN_LUT=3358,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv10_353 : STD_LOGIC_VECTOR (9 downto 0) := "1101010011";
    constant ap_const_lv11_4F5 : STD_LOGIC_VECTOR (10 downto 0) := "10011110101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv21_100000 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv22_300000 : STD_LOGIC_VECTOR (21 downto 0) := "1100000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_1659 : STD_LOGIC_VECTOR (15 downto 0) := "0001011001011001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv20_27CE : STD_LOGIC_VECTOR (19 downto 0) := "00000010011111001110";
    constant ap_const_lv20_D831 : STD_LOGIC_VECTOR (19 downto 0) := "00001101100000110001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv15_77FF : STD_LOGIC_VECTOR (14 downto 0) := "111011111111111";
    constant ap_const_lv19_1FFFF : STD_LOGIC_VECTOR (18 downto 0) := "0011111111111111111";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv19_1FFF7 : STD_LOGIC_VECTOR (18 downto 0) := "0011111111111110111";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv12_801 : STD_LOGIC_VECTOR (11 downto 0) := "100000000001";
    constant ap_const_lv17_8000 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv14_1000 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv23_AAA : STD_LOGIC_VECTOR (22 downto 0) := "00000000000101010101010";
    constant ap_const_lv35_10E69 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000010000111001101001";
    constant ap_const_lv29_6F8 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000011011111000";
    constant ap_const_lv30_92B : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100100101011";
    constant ap_const_lv30_B78 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000101101111000";
    constant ap_const_lv30_E71 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000111001110001";
    constant ap_const_lv17_1FE2B : STD_LOGIC_VECTOR (16 downto 0) := "11111111000101011";
    constant ap_const_lv35_15555 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000010101010101010101";
    constant ap_const_lv30_6F8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000011011111000";
    constant ap_const_lv31_92B : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000100100101011";
    constant ap_const_lv31_B78 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000101101111000";
    constant ap_const_lv31_E71 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000111001110001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln587_fu_1346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter20 : BOOLEAN;
    signal bx_o_V_1_ack_in : STD_LOGIC;
    signal ap_block_state23_pp0_stage0_iter21 : BOOLEAN;
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bx_o_V_1_data_reg : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal bx_o_V_1_vld_reg : STD_LOGIC := '0';
    signal bx_o_V_1_vld_in : STD_LOGIC;
    signal LUT_drinv_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal LUT_drinv_V_ce0 : STD_LOGIC;
    signal LUT_drinv_V_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal do_init_reg_928 : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V8_rewind_reg_944 : STD_LOGIC_VECTOR (2 downto 0);
    signal iSP_V7_reg_958 : STD_LOGIC_VECTOR (6 downto 0);
    signal bx_V8_phi_reg_972 : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter9_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter10_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter11_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter12_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter13_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter14_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter15_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter16_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter17_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter18_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter19_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_972_pp0_iter20_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V_36_reg_986 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_95_reg_1000 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_44_reg_1014 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_53_reg_1028 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_62_reg_1042 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_71_reg_1056 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln209_fu_1216_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4354_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_4363 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln891_fu_1252_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln891_reg_4370 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln891_1_fu_1268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_reg_4375 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln701_1_fu_1278_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln701_1_reg_4380 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln209_2_fu_1284_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_2_reg_4385 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_3_fu_1292_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_3_reg_4391 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_4_fu_1300_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_4_reg_4396 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_4_reg_4396_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_5_fu_1308_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_5_reg_4402 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_5_reg_4402_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_6_fu_1316_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_6_reg_4407 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_6_reg_4407_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_6_reg_4407_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_7_fu_1324_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_7_reg_4412 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_7_reg_4412_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_7_reg_4412_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_fu_1332_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_reg_4417 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_reg_4417_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_reg_4417_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_reg_4417_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal iSP_V_fu_1340_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal iSP_V_reg_4423 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln587_reg_4428 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_4428_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_3_fu_1420_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln891_3_reg_4432 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln891_2_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_2_reg_4437 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_6_fu_1457_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln891_6_reg_4443 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln891_7_fu_1512_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln891_7_reg_4449 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln891_4_fu_1543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_4_reg_4455 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_10_fu_1549_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_10_reg_4461 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_11_fu_1592_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln891_11_reg_4468 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln891_6_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_6_reg_4473 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_8_fu_1639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_8_reg_4479 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln701_fu_1645_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln701_reg_4484 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln891_15_fu_1675_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln891_15_reg_4490 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln891_15_reg_4490_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln598_fu_1706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln598_reg_4495_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_1732_p11 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter19_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4544_pp0_iter20_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_14_fu_1805_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_14_reg_4559 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_4564 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4564_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4564_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4564_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4564_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4564_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4564_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4564_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_16_fu_1851_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_16_reg_4569 : STD_LOGIC_VECTOR (7 downto 0);
    signal dphi_V_fu_1877_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dphi_V_reg_4574 : STD_LOGIC_VECTOR (15 downto 0);
    signal dphi_V_reg_4574_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_reg_4584 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4589 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4589_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4589_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4589_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4589_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4589_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4589_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4589_pp0_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r1abs_V_fu_1925_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4595 : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4595_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4595_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4595_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4595_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r2abs_V_fu_1934_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r2abs_V_reg_4602 : STD_LOGIC_VECTOR (10 downto 0);
    signal r2abs_V_reg_4602_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal drinv_V_reg_4608 : STD_LOGIC_VECTOR (16 downto 0);
    signal dz_V_fu_1940_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal dz_V_reg_4614 : STD_LOGIC_VECTOR (10 downto 0);
    signal delta0_V_reg_4619 : STD_LOGIC_VECTOR (17 downto 0);
    signal delta0_V_reg_4619_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal delta0_V_reg_4619_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal delta0_V_reg_4619_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal delta0_V_reg_4619_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1_reg_4626 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1503_1_reg_4631 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_1_reg_4631_pp0_iter11_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_1_reg_4631_pp0_iter12_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_1_reg_4631_pp0_iter13_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_1_reg_4631_pp0_iter14_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal x2_V_reg_4637 : STD_LOGIC_VECTOR (16 downto 0);
    signal x2_V_reg_4637_pp0_iter11_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal x2_V_reg_4637_pp0_iter12_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal x2_V_reg_4637_pp0_iter13_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_2_reg_4643 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1503_2_reg_4643_pp0_iter12_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1503_2_reg_4643_pp0_iter13_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1503_2_reg_4643_pp0_iter14_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1503_3_reg_4649 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_4654 : STD_LOGIC_VECTOR (14 downto 0);
    signal a2a_V_reg_4659 : STD_LOGIC_VECTOR (17 downto 0);
    signal x6a_V_reg_4664 : STD_LOGIC_VECTOR (17 downto 0);
    signal a2b_V_reg_4669 : STD_LOGIC_VECTOR (17 downto 0);
    signal x6b_V_reg_4674 : STD_LOGIC_VECTOR (17 downto 0);
    signal a2n_V_fu_2114_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal a2n_V_reg_4679 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1503_s_reg_4685 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_reg_4691 : STD_LOGIC_VECTOR (15 downto 0);
    signal z0a_V_reg_4696 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1503_5_reg_4701 : STD_LOGIC_VECTOR (16 downto 0);
    signal x1_1_V_reg_4706 : STD_LOGIC_VECTOR (17 downto 0);
    signal x1_2_V_reg_4711 : STD_LOGIC_VECTOR (17 downto 0);
    signal x1_3_V_reg_4716 : STD_LOGIC_VECTOR (17 downto 0);
    signal rinv_final_V_reg_4721 : STD_LOGIC_VECTOR (14 downto 0);
    signal phi0a_V_reg_4727 : STD_LOGIC_VECTOR (17 downto 0);
    signal t_V_reg_4732 : STD_LOGIC_VECTOR (17 downto 0);
    signal t_V_reg_4732_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal t_V_reg_4732_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln4_reg_4738 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4738_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4738_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4738_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4738_pp0_iter19_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4738_pp0_iter20_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1503_7_reg_4744 : STD_LOGIC_VECTOR (15 downto 0);
    signal x8_0_V_reg_4749 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_0_V_reg_4749_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_0_V_reg_4749_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_0_V_reg_4749_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_1_V_reg_4755 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_1_V_reg_4755_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_1_V_reg_4755_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_1_V_reg_4755_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_V_reg_4761 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_V_reg_4761_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_V_reg_4761_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_V_reg_4761_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_V_reg_4767 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_V_reg_4767_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_V_reg_4767_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_V_reg_4767_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln6_reg_4773 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_16_reg_4778 : STD_LOGIC_VECTOR (6 downto 0);
    signal v2_V_17_reg_4783 : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4783_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4783_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4783_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4783_pp0_iter19_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4783_pp0_iter20_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal phi0_V_fu_2373_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal phi0_V_reg_4788 : STD_LOGIC_VECTOR (17 downto 0);
    signal phi0_V_reg_4788_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal phi0_V_reg_4788_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal phi0_V_reg_4788_pp0_iter19_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal phi0_V_reg_4788_pp0_iter20_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal z0_V_fu_2390_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal z0_V_reg_4794 : STD_LOGIC_VECTOR (15 downto 0);
    signal z0_V_reg_4794_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal z0_V_reg_4794_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal z0_V_reg_4794_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_4_reg_4799 : STD_LOGIC_VECTOR (11 downto 0);
    signal x12_0_V_reg_4804 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12_1_V_reg_4809 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12_2_V_reg_4814 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12_3_V_reg_4819 : STD_LOGIC_VECTOR (17 downto 0);
    signal v2_V_19_reg_4824 : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_19_reg_4824_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_19_reg_4824_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_19_reg_4824_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_19_reg_4824_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln326_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln326_reg_4832 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4206_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal phicrit_V_reg_4837 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal x12A_0_V_reg_4843 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_1_V_reg_4848 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_2_V_reg_4853 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_3_V_reg_4858 : STD_LOGIC_VECTOR (17 downto 0);
    signal success_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal success_reg_4863 : STD_LOGIC_VECTOR (0 downto 0);
    signal success_reg_4863_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal success_reg_4863_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal success_reg_4863_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal v2_V_reg_4870 : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_reg_4870_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_reg_4870_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_reg_4870_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1503_6_reg_4875 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_8_reg_4880 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_9_reg_4885 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_10_reg_4890 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_11_reg_4895 : STD_LOGIC_VECTOR (16 downto 0);
    signal x11_1_V_reg_4900 : STD_LOGIC_VECTOR (17 downto 0);
    signal x11_2_V_reg_4905 : STD_LOGIC_VECTOR (17 downto 0);
    signal x11_3_V_reg_4910 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_0_V_reg_4915 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_1_V_reg_4920 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_2_V_reg_4925 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_3_V_reg_4930 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_16_reg_4935 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_reg_4940 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_18_reg_4945 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_19_reg_4950 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln293_fu_3245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_reg_4955 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln295_fu_3261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln295_reg_4960 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln297_fu_3267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln297_reg_4965 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln299_fu_3273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln299_reg_4970 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln299_1_fu_3341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln299_1_reg_4975 : STD_LOGIC_VECTOR (0 downto 0);
    signal v2_V_23_reg_4981 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln299_2_fu_3385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln299_2_reg_4987 : STD_LOGIC_VECTOR (0 downto 0);
    signal v2_V_24_reg_4992 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln299_3_fu_3429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln299_3_reg_4998 : STD_LOGIC_VECTOR (0 downto 0);
    signal v2_V_25_reg_5003 : STD_LOGIC_VECTOR (7 downto 0);
    signal v2_V_21_fu_3445_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_21_reg_5009 : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_20_fu_3453_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal v2_V_20_reg_5015 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_24_reg_5020 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_5025 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_5030 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_5035 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln879_1_fu_3527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_reg_5040 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_3551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_reg_5045 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_10_fu_3563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_10_reg_5050 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_fu_3587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_reg_5055 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_15_fu_3599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_15_reg_5060 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_phi_mux_do_init_phi_fu_932_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_bx_V8_rewind_phi_fu_948_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_iSP_V7_phi_fu_962_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_bx_V8_phi_phi_fu_977_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_bx_V8_phi_reg_972 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_t_V_3_phi_fu_1203_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_9_phi_fu_1191_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_4_phi_fu_1178_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_5_phi_fu_1165_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_6_phi_fu_1152_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_7_phi_fu_1139_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_npar_1_phi_fu_1073_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal npar_V_fu_3658_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_npar_1_reg_1070 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1080 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_barrel_ps_13_V_fu_3804_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln372_1_fu_3798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_success_assign_phi_fu_1096_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter21_success_assign_reg_1093 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_barrel_2s_1_V_fu_3855_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1105 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln372_3_fu_3849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_barrel_2s_5_V_fu_3915_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1115 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln372_5_fu_3910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_barrel_2s_9_V_fu_3975_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1125 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln372_7_fu_3970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_7_reg_1135 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_6_reg_1148 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_5_reg_1161 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_4_reg_1174 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_9_reg_1187 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln534_fu_4000_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_3_reg_1199 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln57_fu_1719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_1_fu_1777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_2_fu_1790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_1897_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_fu_3673_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_1_fu_3818_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_2_fu_3869_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_3_fu_3929_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_4_fu_3989_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln209_fu_1220_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln738_fu_1212_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln701_fu_1234_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln701_fu_1238_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln891_fu_1244_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln209_1_fu_1256_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln891_1_fu_1264_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln701_1_fu_1274_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln891_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_fu_1368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln891_fu_1357_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln700_fu_1361_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln891_2_fu_1380_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln891_2_fu_1390_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln891_1_fu_1386_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln701_2_fu_1399_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln891_1_fu_1372_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln891_2_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_1_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_1408_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln701_2_fu_1402_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln891_4_fu_1428_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln891_4_fu_1436_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln891_3_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln701_3_fu_1445_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln891_3_fu_1465_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln700_1_fu_1468_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln891_5_fu_1484_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln891_2_fu_1481_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln701_3_fu_1492_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_5_fu_1474_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln891_4_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_3_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_2_fu_1501_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln701_4_fu_1495_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_8_fu_1520_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln891_6_fu_1528_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln891_5_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln701_5_fu_1537_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_3_fu_1557_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln891_7_fu_1568_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_9_fu_1562_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln891_6_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_5_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_4_fu_1581_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln701_6_fu_1576_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_12_fu_1600_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln891_9_fu_1607_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln891_7_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln701_7_fu_1616_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_14_fu_1628_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln891_10_fu_1636_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln891_8_fu_1649_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_5_fu_1652_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln891_13_fu_1658_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln891_7_fu_1671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_6_fu_1665_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln891_fu_1683_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln891_9_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln891_1_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_16_fu_1687_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_2_fu_1712_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal v1_V_fu_1755_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_1769_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_18_fu_1765_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_1782_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_1795_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_1813_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_1841_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_9_fu_1859_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln_fu_1823_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln3_fu_1869_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_1883_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_fu_1887_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_25_fu_1891_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln68_fu_1922_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln68_1_fu_1931_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal delta0_tmp_V_fu_4010_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_4018_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_31_fu_4027_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_26_fu_4034_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_27_fu_4041_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_29_fu_4048_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal a2a_tmp_V_fu_4055_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal x6a_tmp_V_fu_4062_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal a2b_tmp_V_fu_4069_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x6b_tmp_V_fu_4076_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln68_10_fu_2091_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal a2_tmp_V_fu_2094_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_s_fu_2100_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal a2_V_fu_2110_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln68_15_fu_2120_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal x6m_tmp_V_fu_2123_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal z0a_tmp_V_fu_4083_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_32_fu_4090_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_34_fu_4097_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_36_fu_4104_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_38_fu_4111_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal rinv_tmp_V_fu_4118_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal phi0a_tmp_V_fu_4128_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_tmp_V_fu_4135_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal z0b_tmp_V_fu_4143_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x8_0_tmp_V_fu_4150_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x8_1_tmp_V_fu_4157_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x8_2_tmp_V_fu_4164_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x8_3_tmp_V_fu_4171_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_15_fu_2353_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_1_fu_2364_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_1_fu_2360_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_30_fu_2367_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_4_fu_2383_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_33_fu_4178_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_35_fu_4185_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_37_fu_4192_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_39_fu_4199_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal der_phiL_V_fu_2453_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln326_cast_fu_2468_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal abscond723_i_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg722_i_fu_2471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal abs724_i_fu_2482_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_fu_2503_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1353_1_fu_2506_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_8_fu_2510_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal x12A_0_tmp_V_fu_4214_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x12A_1_tmp_V_fu_4221_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x12A_2_tmp_V_fu_4228_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x12A_3_tmp_V_fu_4235_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal z0_final_V_fu_2516_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln328_cast_fu_2574_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_fu_2590_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal neg725_i_fu_2578_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal abscond726_i_fu_2584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln328_fu_2600_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_37_fu_2604_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_2614_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln328_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_fu_2633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_fu_2628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_1_fu_2643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_fu_2638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x20_0_tmp_V_fu_4242_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x20_1_tmp_V_fu_4249_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x20_2_tmp_V_fu_4256_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x20_3_tmp_V_fu_4263_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_40_fu_4270_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_41_fu_4277_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_42_fu_4284_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_43_fu_4291_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x10_0_V_fu_2755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_0_tmp_V_fu_4298_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x10_1_V_fu_2776_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_1_tmp_V_fu_4305_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x10_2_V_fu_2797_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_2_tmp_V_fu_4312_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x10_3_V_fu_2818_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_3_tmp_V_fu_4319_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x23_0_tmp_V_fu_4326_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_1_tmp_V_fu_4333_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_2_tmp_V_fu_4340_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_3_tmp_V_fu_4347_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln1503_4_fu_2903_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_fu_2910_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1503_fu_2913_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_12_fu_2919_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1503_1_fu_2937_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1503_1_fu_2940_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_fu_2946_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1503_2_fu_2964_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1503_2_fu_2967_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_14_fu_2973_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1503_3_fu_2991_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1503_3_fu_2994_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_fu_3000_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_fu_3018_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_6_fu_3025_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln68_36_fu_3029_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zL_0_tmp_V_fu_3032_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1503_12_fu_3038_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1353_2_fu_3048_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_18_fu_3052_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_11_fu_3068_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_7_fu_3075_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zL_1_tmp_V_fu_3079_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1503_13_fu_3085_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln5_fu_3095_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_20_fu_3105_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_12_fu_3127_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_8_fu_3134_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zL_2_tmp_V_fu_3138_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1503_14_fu_3144_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1353_1_fu_3154_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_22_fu_3164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_13_fu_3186_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_9_fu_3193_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zL_3_tmp_V_fu_3197_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1503_15_fu_3203_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1353_2_fu_3213_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_24_fu_3223_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zL_0_final_V_fu_3058_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_20_fu_3251_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_6_fu_2929_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zL_1_final_V_fu_3117_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_21_fu_3301_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_7_fu_2956_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln295_1_fu_3311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln297_1_fu_3317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_1_fu_3295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln299_1_fu_3323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln299_2_fu_3335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln299_fu_3329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1353_2_fu_3111_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zL_2_final_V_fu_3176_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_fu_3363_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_8_fu_2983_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1353_3_fu_3170_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zL_3_final_V_fu_3235_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_35_fu_3407_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_9_fu_3010_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1353_4_fu_3229_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln891_10_fu_3289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3279_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln353_fu_3493_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_3509_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1503_1_fu_3519_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_3533_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1503_2_fu_3543_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln295_2_fu_3373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln297_2_fu_3379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_9_fu_3557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_2_fu_3357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_3569_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1503_3_fu_3579_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln295_3_fu_3417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln297_3_fu_3423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_14_fu_3593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_3_fu_3401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_3605_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1353_fu_3608_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1353_1_fu_3618_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_fu_3612_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal t_final_V_fu_3623_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_10_fu_3643_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_23_fu_3665_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal der_zL_final_V_fu_3633_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_22_fu_3692_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_27_fu_3755_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln_fu_3764_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln372_fu_3778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln355_fu_3750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_3772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_4_fu_3787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_6_fu_3793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_2_fu_3782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_3811_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln353_1_fu_3823_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_3828_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln372_8_fu_3844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln355_1_fu_3838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_3862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln353_2_fu_3874_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_3879_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln355_2_fu_3889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_12_fu_3899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_11_fu_3895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_13_fu_3904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_3922_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln353_3_fu_3934_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_3939_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln355_3_fu_3949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_17_fu_3959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_16_fu_3955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln372_18_fu_3964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_3982_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trackletIndex_V_fu_3994_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal delta0_tmp_V_fu_4010_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4018_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4018_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4018_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_31_fu_4027_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_26_fu_4034_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_27_fu_4041_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln215_fu_2001_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_27_fu_4041_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_29_fu_4048_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_29_fu_4048_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal a2a_tmp_V_fu_4055_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_4_fu_2043_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal x6a_tmp_V_fu_4062_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal a2b_tmp_V_fu_4069_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x6b_tmp_V_fu_4076_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal z0a_tmp_V_fu_4083_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_32_fu_4090_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_34_fu_4097_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_34_fu_4097_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_2_fu_2164_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_36_fu_4104_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_36_fu_4104_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_38_fu_4111_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_38_fu_4111_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal t_tmp_V_fu_4135_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal x8_0_tmp_V_fu_4150_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln68_18_fu_2278_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal x8_1_tmp_V_fu_4157_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_tmp_V_fu_4164_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_tmp_V_fu_4171_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_33_fu_4178_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_7_fu_2405_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_33_fu_4178_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_35_fu_4185_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_8_fu_2417_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_35_fu_4185_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_37_fu_4192_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_9_fu_2429_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_37_fu_4192_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_39_fu_4199_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_10_fu_2441_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_39_fu_4199_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4206_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4206_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_0_tmp_V_fu_4214_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_1_tmp_V_fu_4221_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_2_tmp_V_fu_4228_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_3_tmp_V_fu_4235_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x20_0_tmp_V_fu_4242_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x20_1_tmp_V_fu_4249_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x20_2_tmp_V_fu_4256_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x20_3_tmp_V_fu_4263_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_40_fu_4270_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_41_fu_4277_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_41_fu_4277_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_6_fu_2713_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_42_fu_4284_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_42_fu_4284_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_43_fu_4291_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_43_fu_4291_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_0_tmp_V_fu_4298_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_1_tmp_V_fu_4305_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_2_tmp_V_fu_4312_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_3_tmp_V_fu_4319_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x23_0_tmp_V_fu_4326_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x23_1_tmp_V_fu_4333_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x23_2_tmp_V_fu_4340_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x23_3_tmp_V_fu_4347_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to20 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal delta0_tmp_V_fu_4010_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_4018_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4018_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4206_p20 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_26_fu_4034_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_27_fu_4041_p10 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_29_fu_4048_p10 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_31_fu_4027_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal t_tmp_V_fu_4135_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal x22_0_tmp_V_fu_4298_p00 : STD_LOGIC_VECTOR (32 downto 0);
    signal x22_1_tmp_V_fu_4305_p00 : STD_LOGIC_VECTOR (32 downto 0);
    signal x22_2_tmp_V_fu_4312_p00 : STD_LOGIC_VECTOR (32 downto 0);
    signal x22_3_tmp_V_fu_4319_p00 : STD_LOGIC_VECTOR (32 downto 0);
    signal x23_0_tmp_V_fu_4326_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_1_tmp_V_fu_4333_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_2_tmp_V_fu_4340_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_3_tmp_V_fu_4347_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal z0a_tmp_V_fu_4083_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_condition_850 : BOOLEAN;
    signal ap_condition_65 : BOOLEAN;

    component TrackletCalculator_L1L2F_mux_94_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        din3 : IN STD_LOGIC_VECTOR (13 downto 0);
        din4 : IN STD_LOGIC_VECTOR (13 downto 0);
        din5 : IN STD_LOGIC_VECTOR (13 downto 0);
        din6 : IN STD_LOGIC_VECTOR (13 downto 0);
        din7 : IN STD_LOGIC_VECTOR (13 downto 0);
        din8 : IN STD_LOGIC_VECTOR (13 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mac_muladd_10s_7s_18ns_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_LUT_drinv_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;



begin
    LUT_drinv_V_U : component TrackletCalculator_L1L2F_LUT_drinv_V
    generic map (
        DataWidth => 17,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_drinv_V_address0,
        ce0 => LUT_drinv_V_ce0,
        q0 => LUT_drinv_V_q0);

    TrackletCalculator_L1L2F_mux_94_14_1_1_U1 : component TrackletCalculator_L1L2F_mux_94_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        din3_WIDTH => 14,
        din4_WIDTH => 14,
        din5_WIDTH => 14,
        din6_WIDTH => 14,
        din7_WIDTH => 14,
        din8_WIDTH => 14,
        din9_WIDTH => 4,
        dout_WIDTH => 14)
    port map (
        din0 => stubPairs_0_dataarray_data_V_q0,
        din1 => stubPairs_1_dataarray_data_V_q0,
        din2 => stubPairs_2_dataarray_data_V_q0,
        din3 => stubPairs_3_dataarray_data_V_q0,
        din4 => stubPairs_4_dataarray_data_V_q0,
        din5 => stubPairs_5_dataarray_data_V_q0,
        din6 => stubPairs_6_dataarray_data_V_q0,
        din7 => stubPairs_7_dataarray_data_V_q0,
        din8 => stubPairs_8_dataarray_data_V_q0,
        din9 => select_ln891_15_reg_4490_pp0_iter5_reg,
        dout => p_Val2_7_fu_1732_p11);

    TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1_U2 : component TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => delta0_tmp_V_fu_4010_p0,
        din1 => dphi_V_reg_4574_pp0_iter9_reg,
        dout => delta0_tmp_V_fu_4010_p2);

    TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1_U3 : component TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 10,
        din2_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => grp_fu_4018_p0,
        din1 => grp_fu_4018_p1,
        din2 => grp_fu_4018_p2,
        dout => grp_fu_4018_p3);

    TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1_U4 : component TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 11,
        dout_WIDTH => 28)
    port map (
        din0 => ret_V_31_fu_4027_p0,
        din1 => dz_V_reg_4614,
        dout => ret_V_31_fu_4027_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1_U5 : component TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        din0 => delta0_V_reg_4619,
        din1 => ret_V_26_fu_4034_p1,
        dout => ret_V_26_fu_4034_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1_U6 : component TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        dout_WIDTH => 29)
    port map (
        din0 => ret_V_27_fu_4041_p0,
        din1 => ret_V_27_fu_4041_p1,
        dout => ret_V_27_fu_4041_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1_U7 : component TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        dout_WIDTH => 29)
    port map (
        din0 => ret_V_29_fu_4048_p0,
        din1 => ret_V_29_fu_4048_p1,
        dout => ret_V_29_fu_4048_p2);

    TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1_U8 : component TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => trunc_ln1503_2_reg_4643,
        din1 => a2a_tmp_V_fu_4055_p1,
        dout => a2a_tmp_V_fu_4055_p2);

    TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1_U9 : component TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => x6a_tmp_V_fu_4062_p0,
        din1 => tmp_10_reg_4654,
        dout => x6a_tmp_V_fu_4062_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U10 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => a2b_tmp_V_fu_4069_p0,
        din1 => a2a_V_reg_4659,
        dout => a2b_tmp_V_fu_4069_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U11 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x6b_tmp_V_fu_4076_p0,
        din1 => x6a_V_reg_4664,
        dout => x6b_tmp_V_fu_4076_p2);

    TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1_U12 : component TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => trunc_ln1503_1_reg_4631_pp0_iter13_reg,
        din1 => z0a_tmp_V_fu_4083_p1,
        dout => z0a_tmp_V_fu_4083_p2);

    TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1_U13 : component TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 17,
        dout_WIDTH => 29)
    port map (
        din0 => ret_V_32_fu_4090_p0,
        din1 => x2_V_reg_4637_pp0_iter13_reg,
        dout => ret_V_32_fu_4090_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U14 : component TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_34_fu_4097_p0,
        din1 => ret_V_34_fu_4097_p1,
        dout => ret_V_34_fu_4097_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U15 : component TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_36_fu_4104_p0,
        din1 => ret_V_36_fu_4104_p1,
        dout => ret_V_36_fu_4104_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U16 : component TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_38_fu_4111_p0,
        din1 => ret_V_38_fu_4111_p1,
        dout => ret_V_38_fu_4111_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1_U17 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        din0 => a2n_V_reg_4679,
        din1 => delta0_V_reg_4619_pp0_iter14_reg,
        dout => rinv_tmp_V_fu_4118_p2);

    TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1_U18 : component TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 15,
        dout_WIDTH => 32)
    port map (
        din0 => trunc_ln1503_s_reg_4685,
        din1 => trunc_ln1503_2_reg_4643_pp0_iter14_reg,
        dout => phi0a_tmp_V_fu_4128_p2);

    TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1_U19 : component TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => trunc_ln1503_1_reg_4631_pp0_iter14_reg,
        din1 => t_tmp_V_fu_4135_p1,
        dout => t_tmp_V_fu_4135_p2);

    TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1_U20 : component TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => trunc_ln1503_s_reg_4685,
        din1 => z0a_V_reg_4696,
        dout => z0b_tmp_V_fu_4143_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1_U21 : component TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 33)
    port map (
        din0 => x8_0_tmp_V_fu_4150_p0,
        din1 => trunc_ln1503_5_reg_4701,
        dout => x8_0_tmp_V_fu_4150_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U22 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x8_1_tmp_V_fu_4157_p0,
        din1 => x1_1_V_reg_4706,
        dout => x8_1_tmp_V_fu_4157_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U23 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x8_2_tmp_V_fu_4164_p0,
        din1 => x1_2_V_reg_4711,
        dout => x8_2_tmp_V_fu_4164_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U24 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x8_3_tmp_V_fu_4171_p0,
        din1 => x1_3_V_reg_4716,
        dout => x8_3_tmp_V_fu_4171_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U25 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_33_fu_4178_p0,
        din1 => ret_V_33_fu_4178_p1,
        dout => ret_V_33_fu_4178_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U26 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_35_fu_4185_p0,
        din1 => ret_V_35_fu_4185_p1,
        dout => ret_V_35_fu_4185_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U27 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_37_fu_4192_p0,
        din1 => ret_V_37_fu_4192_p1,
        dout => ret_V_37_fu_4192_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U28 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_39_fu_4199_p0,
        din1 => ret_V_39_fu_4199_p1,
        dout => ret_V_39_fu_4199_p2);

    TrackletCalculator_L1L2F_mac_muladd_10s_7s_18ns_20_1_1_U29 : component TrackletCalculator_L1L2F_mac_muladd_10s_7s_18ns_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 7,
        din2_WIDTH => 18,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4206_p0,
        din1 => trunc_ln1503_16_reg_4778,
        din2 => grp_fu_4206_p2,
        dout => grp_fu_4206_p3);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U30 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x12A_0_tmp_V_fu_4214_p0,
        din1 => x12_0_V_reg_4804,
        dout => x12A_0_tmp_V_fu_4214_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U31 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x12A_1_tmp_V_fu_4221_p0,
        din1 => x12_1_V_reg_4809,
        dout => x12A_1_tmp_V_fu_4221_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U32 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x12A_2_tmp_V_fu_4228_p0,
        din1 => x12_2_V_reg_4814,
        dout => x12A_2_tmp_V_fu_4228_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U33 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x12A_3_tmp_V_fu_4235_p0,
        din1 => x12_3_V_reg_4819,
        dout => x12A_3_tmp_V_fu_4235_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U34 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x20_0_tmp_V_fu_4242_p0,
        din1 => x12A_0_V_reg_4843,
        dout => x20_0_tmp_V_fu_4242_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U35 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x20_1_tmp_V_fu_4249_p0,
        din1 => x12A_1_V_reg_4848,
        dout => x20_1_tmp_V_fu_4249_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U36 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x20_2_tmp_V_fu_4256_p0,
        din1 => x12A_2_V_reg_4853,
        dout => x20_2_tmp_V_fu_4256_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U37 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x20_3_tmp_V_fu_4263_p0,
        din1 => x12A_3_V_reg_4858,
        dout => x20_3_tmp_V_fu_4263_p2);

    TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1_U38 : component TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 18,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_40_fu_4270_p0,
        din1 => t_V_reg_4732_pp0_iter17_reg,
        dout => ret_V_40_fu_4270_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U39 : component TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => ret_V_41_fu_4277_p0,
        din1 => ret_V_41_fu_4277_p1,
        dout => ret_V_41_fu_4277_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U40 : component TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => ret_V_42_fu_4284_p0,
        din1 => ret_V_42_fu_4284_p1,
        dout => ret_V_42_fu_4284_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U41 : component TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => ret_V_43_fu_4291_p0,
        din1 => ret_V_43_fu_4291_p1,
        dout => ret_V_43_fu_4291_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U42 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x22_0_tmp_V_fu_4298_p0,
        din1 => x8_0_V_reg_4749_pp0_iter18_reg,
        dout => x22_0_tmp_V_fu_4298_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U43 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x22_1_tmp_V_fu_4305_p0,
        din1 => x8_1_V_reg_4755_pp0_iter18_reg,
        dout => x22_1_tmp_V_fu_4305_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U44 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x22_2_tmp_V_fu_4312_p0,
        din1 => x8_2_V_reg_4761_pp0_iter18_reg,
        dout => x22_2_tmp_V_fu_4312_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U45 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x22_3_tmp_V_fu_4319_p0,
        din1 => x8_3_V_reg_4767_pp0_iter18_reg,
        dout => x22_3_tmp_V_fu_4319_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1_U46 : component TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 17,
        dout_WIDTH => 31)
    port map (
        din0 => x23_0_tmp_V_fu_4326_p0,
        din1 => trunc_ln1503_11_reg_4895,
        dout => x23_0_tmp_V_fu_4326_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U47 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => x23_1_tmp_V_fu_4333_p0,
        din1 => x11_1_V_reg_4900,
        dout => x23_1_tmp_V_fu_4333_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U48 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => x23_2_tmp_V_fu_4340_p0,
        din1 => x11_2_V_reg_4905,
        dout => x23_2_tmp_V_fu_4340_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U49 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => x23_3_tmp_V_fu_4347_p0,
        din1 => x11_3_V_reg_4910,
        dout => x23_3_tmp_V_fu_4347_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    bx_V8_phi_reg_972_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_65)) then
                if ((ap_phi_mux_do_init_phi_fu_932_p6 = ap_const_lv1_0)) then 
                    bx_V8_phi_reg_972 <= ap_phi_mux_bx_V8_rewind_phi_fu_948_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_932_p6 = ap_const_lv1_1)) then 
                    bx_V8_phi_reg_972 <= bx_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    bx_V8_phi_reg_972 <= ap_phi_reg_pp0_iter0_bx_V8_phi_reg_972;
                end if;
            end if; 
        end if;
    end process;

    bx_o_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_1;
            elsif (((bx_o_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    do_init_reg_928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_928 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_928 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    iSP_V7_reg_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                iSP_V7_reg_958 <= iSP_V_reg_4423;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                iSP_V7_reg_958 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_36_reg_986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_36_reg_986 <= ap_phi_mux_t_V_3_phi_fu_1203_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_36_reg_986 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_44_reg_1014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_44_reg_1014 <= ap_phi_mux_t_V_4_phi_fu_1178_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_44_reg_1014 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_53_reg_1028_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_53_reg_1028 <= ap_phi_mux_t_V_5_phi_fu_1165_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_53_reg_1028 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_62_reg_1042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_62_reg_1042 <= ap_phi_mux_t_V_6_phi_fu_1152_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_62_reg_1042 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_71_reg_1056_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_71_reg_1056 <= ap_phi_mux_t_V_7_phi_fu_1139_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_71_reg_1056 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_95_reg_1000_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_95_reg_1000 <= ap_phi_mux_t_V_9_phi_fu_1191_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_95_reg_1000 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter11_reg = ap_const_lv1_0))) then
                a2a_V_reg_4659 <= a2a_tmp_V_fu_4055_p2(29 downto 12);
                x6a_V_reg_4664 <= x6a_tmp_V_fu_4062_p2(29 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter12_reg = ap_const_lv1_0))) then
                a2b_V_reg_4669 <= a2b_tmp_V_fu_4069_p2(34 downto 17);
                x6b_V_reg_4674 <= x6b_tmp_V_fu_4076_p2(34 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter13_reg = ap_const_lv1_0))) then
                a2n_V_reg_4679 <= a2n_V_fu_2114_p2;
                tmp_11_reg_4691 <= a2_tmp_V_fu_2094_p2(20 downto 5);
                trunc_ln1503_5_reg_4701 <= ret_V_32_fu_4090_p2(28 downto 12);
                trunc_ln1503_s_reg_4685 <= x6m_tmp_V_fu_2123_p2(21 downto 5);
                x1_1_V_reg_4706 <= ret_V_34_fu_4097_p2(29 downto 12);
                x1_2_V_reg_4711 <= ret_V_36_fu_4104_p2(29 downto 12);
                x1_3_V_reg_4716 <= ret_V_38_fu_4111_p2(29 downto 12);
                z0a_V_reg_4696 <= z0a_tmp_V_fu_4083_p2(25 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter19_reg = ap_const_lv1_0))) then
                and_ln299_1_reg_4975 <= and_ln299_1_fu_3341_p2;
                and_ln372_10_reg_5050 <= and_ln372_10_fu_3563_p2;
                and_ln372_15_reg_5060 <= and_ln372_15_fu_3599_p2;
                icmp_ln293_reg_4955 <= icmp_ln293_fu_3245_p2;
                icmp_ln295_reg_4960 <= icmp_ln295_fu_3261_p2;
                icmp_ln297_reg_4965 <= icmp_ln297_fu_3267_p2;
                icmp_ln299_2_reg_4987 <= icmp_ln299_2_fu_3385_p2;
                icmp_ln299_3_reg_4998 <= icmp_ln299_3_fu_3429_p2;
                icmp_ln299_reg_4970 <= icmp_ln299_fu_3273_p2;
                icmp_ln879_1_reg_5040 <= icmp_ln879_1_fu_3527_p2;
                icmp_ln879_2_reg_5045 <= icmp_ln879_2_fu_3551_p2;
                icmp_ln879_3_reg_5055 <= icmp_ln879_3_fu_3587_p2;
                tmp_24_reg_5020 <= sub_ln1503_1_fu_2940_p2(16 downto 1);
                tmp_25_reg_5025 <= sub_ln1503_2_fu_2967_p2(16 downto 1);
                tmp_26_reg_5030 <= sub_ln1503_3_fu_2994_p2(16 downto 1);
                v2_V_20_reg_5015 <= ret_V_18_fu_3052_p2(12 downto 1);
                v2_V_21_reg_5009 <= v2_V_21_fu_3445_p3;
                v2_V_23_reg_4981 <= add_ln1353_2_fu_3111_p2(12 downto 5);
                v2_V_24_reg_4992 <= add_ln1353_3_fu_3170_p2(12 downto 5);
                v2_V_25_reg_5003 <= add_ln1353_4_fu_3229_p2(12 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                bx_V8_phi_reg_972_pp0_iter10_reg <= bx_V8_phi_reg_972_pp0_iter9_reg;
                bx_V8_phi_reg_972_pp0_iter11_reg <= bx_V8_phi_reg_972_pp0_iter10_reg;
                bx_V8_phi_reg_972_pp0_iter12_reg <= bx_V8_phi_reg_972_pp0_iter11_reg;
                bx_V8_phi_reg_972_pp0_iter13_reg <= bx_V8_phi_reg_972_pp0_iter12_reg;
                bx_V8_phi_reg_972_pp0_iter14_reg <= bx_V8_phi_reg_972_pp0_iter13_reg;
                bx_V8_phi_reg_972_pp0_iter15_reg <= bx_V8_phi_reg_972_pp0_iter14_reg;
                bx_V8_phi_reg_972_pp0_iter16_reg <= bx_V8_phi_reg_972_pp0_iter15_reg;
                bx_V8_phi_reg_972_pp0_iter17_reg <= bx_V8_phi_reg_972_pp0_iter16_reg;
                bx_V8_phi_reg_972_pp0_iter18_reg <= bx_V8_phi_reg_972_pp0_iter17_reg;
                bx_V8_phi_reg_972_pp0_iter19_reg <= bx_V8_phi_reg_972_pp0_iter18_reg;
                bx_V8_phi_reg_972_pp0_iter20_reg <= bx_V8_phi_reg_972_pp0_iter19_reg;
                bx_V8_phi_reg_972_pp0_iter2_reg <= bx_V8_phi_reg_972_pp0_iter1_reg;
                bx_V8_phi_reg_972_pp0_iter3_reg <= bx_V8_phi_reg_972_pp0_iter2_reg;
                bx_V8_phi_reg_972_pp0_iter4_reg <= bx_V8_phi_reg_972_pp0_iter3_reg;
                bx_V8_phi_reg_972_pp0_iter5_reg <= bx_V8_phi_reg_972_pp0_iter4_reg;
                bx_V8_phi_reg_972_pp0_iter6_reg <= bx_V8_phi_reg_972_pp0_iter5_reg;
                bx_V8_phi_reg_972_pp0_iter7_reg <= bx_V8_phi_reg_972_pp0_iter6_reg;
                bx_V8_phi_reg_972_pp0_iter8_reg <= bx_V8_phi_reg_972_pp0_iter7_reg;
                bx_V8_phi_reg_972_pp0_iter9_reg <= bx_V8_phi_reg_972_pp0_iter8_reg;
                delta0_V_reg_4619_pp0_iter11_reg <= delta0_V_reg_4619;
                delta0_V_reg_4619_pp0_iter12_reg <= delta0_V_reg_4619_pp0_iter11_reg;
                delta0_V_reg_4619_pp0_iter13_reg <= delta0_V_reg_4619_pp0_iter12_reg;
                delta0_V_reg_4619_pp0_iter14_reg <= delta0_V_reg_4619_pp0_iter13_reg;
                    dphi_V_reg_4574_pp0_iter9_reg(15 downto 3) <= dphi_V_reg_4574(15 downto 3);
                icmp_ln587_reg_4428_pp0_iter10_reg <= icmp_ln587_reg_4428_pp0_iter9_reg;
                icmp_ln587_reg_4428_pp0_iter11_reg <= icmp_ln587_reg_4428_pp0_iter10_reg;
                icmp_ln587_reg_4428_pp0_iter12_reg <= icmp_ln587_reg_4428_pp0_iter11_reg;
                icmp_ln587_reg_4428_pp0_iter13_reg <= icmp_ln587_reg_4428_pp0_iter12_reg;
                icmp_ln587_reg_4428_pp0_iter14_reg <= icmp_ln587_reg_4428_pp0_iter13_reg;
                icmp_ln587_reg_4428_pp0_iter15_reg <= icmp_ln587_reg_4428_pp0_iter14_reg;
                icmp_ln587_reg_4428_pp0_iter16_reg <= icmp_ln587_reg_4428_pp0_iter15_reg;
                icmp_ln587_reg_4428_pp0_iter17_reg <= icmp_ln587_reg_4428_pp0_iter16_reg;
                icmp_ln587_reg_4428_pp0_iter18_reg <= icmp_ln587_reg_4428_pp0_iter17_reg;
                icmp_ln587_reg_4428_pp0_iter19_reg <= icmp_ln587_reg_4428_pp0_iter18_reg;
                icmp_ln587_reg_4428_pp0_iter20_reg <= icmp_ln587_reg_4428_pp0_iter19_reg;
                icmp_ln587_reg_4428_pp0_iter2_reg <= icmp_ln587_reg_4428_pp0_iter1_reg;
                icmp_ln587_reg_4428_pp0_iter3_reg <= icmp_ln587_reg_4428_pp0_iter2_reg;
                icmp_ln587_reg_4428_pp0_iter4_reg <= icmp_ln587_reg_4428_pp0_iter3_reg;
                icmp_ln587_reg_4428_pp0_iter5_reg <= icmp_ln587_reg_4428_pp0_iter4_reg;
                icmp_ln587_reg_4428_pp0_iter6_reg <= icmp_ln587_reg_4428_pp0_iter5_reg;
                icmp_ln587_reg_4428_pp0_iter7_reg <= icmp_ln587_reg_4428_pp0_iter6_reg;
                icmp_ln587_reg_4428_pp0_iter8_reg <= icmp_ln587_reg_4428_pp0_iter7_reg;
                icmp_ln587_reg_4428_pp0_iter9_reg <= icmp_ln587_reg_4428_pp0_iter8_reg;
                icmp_ln891_8_reg_4479 <= icmp_ln891_8_fu_1639_p2;
                or_ln598_reg_4495 <= or_ln598_fu_1706_p2;
                or_ln598_reg_4495_pp0_iter10_reg <= or_ln598_reg_4495_pp0_iter9_reg;
                or_ln598_reg_4495_pp0_iter11_reg <= or_ln598_reg_4495_pp0_iter10_reg;
                or_ln598_reg_4495_pp0_iter12_reg <= or_ln598_reg_4495_pp0_iter11_reg;
                or_ln598_reg_4495_pp0_iter13_reg <= or_ln598_reg_4495_pp0_iter12_reg;
                or_ln598_reg_4495_pp0_iter14_reg <= or_ln598_reg_4495_pp0_iter13_reg;
                or_ln598_reg_4495_pp0_iter15_reg <= or_ln598_reg_4495_pp0_iter14_reg;
                or_ln598_reg_4495_pp0_iter16_reg <= or_ln598_reg_4495_pp0_iter15_reg;
                or_ln598_reg_4495_pp0_iter17_reg <= or_ln598_reg_4495_pp0_iter16_reg;
                or_ln598_reg_4495_pp0_iter18_reg <= or_ln598_reg_4495_pp0_iter17_reg;
                or_ln598_reg_4495_pp0_iter19_reg <= or_ln598_reg_4495_pp0_iter18_reg;
                or_ln598_reg_4495_pp0_iter20_reg <= or_ln598_reg_4495_pp0_iter19_reg;
                or_ln598_reg_4495_pp0_iter5_reg <= or_ln598_reg_4495;
                or_ln598_reg_4495_pp0_iter6_reg <= or_ln598_reg_4495_pp0_iter5_reg;
                or_ln598_reg_4495_pp0_iter7_reg <= or_ln598_reg_4495_pp0_iter6_reg;
                or_ln598_reg_4495_pp0_iter8_reg <= or_ln598_reg_4495_pp0_iter7_reg;
                or_ln598_reg_4495_pp0_iter9_reg <= or_ln598_reg_4495_pp0_iter8_reg;
                or_ln891_4_reg_4455 <= or_ln891_4_fu_1543_p2;
                or_ln891_6_reg_4473 <= or_ln891_6_fu_1622_p2;
                p_Val2_7_reg_4544_pp0_iter10_reg <= p_Val2_7_reg_4544_pp0_iter9_reg;
                p_Val2_7_reg_4544_pp0_iter11_reg <= p_Val2_7_reg_4544_pp0_iter10_reg;
                p_Val2_7_reg_4544_pp0_iter12_reg <= p_Val2_7_reg_4544_pp0_iter11_reg;
                p_Val2_7_reg_4544_pp0_iter13_reg <= p_Val2_7_reg_4544_pp0_iter12_reg;
                p_Val2_7_reg_4544_pp0_iter14_reg <= p_Val2_7_reg_4544_pp0_iter13_reg;
                p_Val2_7_reg_4544_pp0_iter15_reg <= p_Val2_7_reg_4544_pp0_iter14_reg;
                p_Val2_7_reg_4544_pp0_iter16_reg <= p_Val2_7_reg_4544_pp0_iter15_reg;
                p_Val2_7_reg_4544_pp0_iter17_reg <= p_Val2_7_reg_4544_pp0_iter16_reg;
                p_Val2_7_reg_4544_pp0_iter18_reg <= p_Val2_7_reg_4544_pp0_iter17_reg;
                p_Val2_7_reg_4544_pp0_iter19_reg <= p_Val2_7_reg_4544_pp0_iter18_reg;
                p_Val2_7_reg_4544_pp0_iter20_reg <= p_Val2_7_reg_4544_pp0_iter19_reg;
                p_Val2_7_reg_4544_pp0_iter7_reg <= p_Val2_7_reg_4544;
                p_Val2_7_reg_4544_pp0_iter8_reg <= p_Val2_7_reg_4544_pp0_iter7_reg;
                p_Val2_7_reg_4544_pp0_iter9_reg <= p_Val2_7_reg_4544_pp0_iter8_reg;
                phi0_V_reg_4788_pp0_iter17_reg <= phi0_V_reg_4788;
                phi0_V_reg_4788_pp0_iter18_reg <= phi0_V_reg_4788_pp0_iter17_reg;
                phi0_V_reg_4788_pp0_iter19_reg <= phi0_V_reg_4788_pp0_iter18_reg;
                phi0_V_reg_4788_pp0_iter20_reg <= phi0_V_reg_4788_pp0_iter19_reg;
                    r1abs_V_reg_4595_pp0_iter10_reg(9 downto 1) <= r1abs_V_reg_4595(9 downto 1);
                    r1abs_V_reg_4595_pp0_iter11_reg(9 downto 1) <= r1abs_V_reg_4595_pp0_iter10_reg(9 downto 1);
                    r1abs_V_reg_4595_pp0_iter12_reg(9 downto 1) <= r1abs_V_reg_4595_pp0_iter11_reg(9 downto 1);
                    r1abs_V_reg_4595_pp0_iter13_reg(9 downto 1) <= r1abs_V_reg_4595_pp0_iter12_reg(9 downto 1);
                    r2abs_V_reg_4602_pp0_iter10_reg(10 downto 1) <= r2abs_V_reg_4602(10 downto 1);
                select_ln209_6_reg_4407_pp0_iter2_reg <= select_ln209_6_reg_4407_pp0_iter1_reg;
                select_ln209_7_reg_4412_pp0_iter2_reg <= select_ln209_7_reg_4412_pp0_iter1_reg;
                select_ln209_8_reg_4417_pp0_iter2_reg <= select_ln209_8_reg_4417_pp0_iter1_reg;
                select_ln209_8_reg_4417_pp0_iter3_reg <= select_ln209_8_reg_4417_pp0_iter2_reg;
                select_ln891_10_reg_4461 <= select_ln891_10_fu_1549_p3;
                select_ln891_11_reg_4468 <= select_ln891_11_fu_1592_p3;
                select_ln891_15_reg_4490 <= select_ln891_15_fu_1675_p3;
                select_ln891_15_reg_4490_pp0_iter5_reg <= select_ln891_15_reg_4490;
                select_ln891_7_reg_4449 <= select_ln891_7_fu_1512_p3;
                success_reg_4863_pp0_iter18_reg <= success_reg_4863;
                success_reg_4863_pp0_iter19_reg <= success_reg_4863_pp0_iter18_reg;
                success_reg_4863_pp0_iter20_reg <= success_reg_4863_pp0_iter19_reg;
                t_V_reg_4732_pp0_iter16_reg <= t_V_reg_4732;
                t_V_reg_4732_pp0_iter17_reg <= t_V_reg_4732_pp0_iter16_reg;
                tmp_7_reg_4564_pp0_iter10_reg <= tmp_7_reg_4564_pp0_iter9_reg;
                tmp_7_reg_4564_pp0_iter11_reg <= tmp_7_reg_4564_pp0_iter10_reg;
                tmp_7_reg_4564_pp0_iter12_reg <= tmp_7_reg_4564_pp0_iter11_reg;
                tmp_7_reg_4564_pp0_iter13_reg <= tmp_7_reg_4564_pp0_iter12_reg;
                tmp_7_reg_4564_pp0_iter14_reg <= tmp_7_reg_4564_pp0_iter13_reg;
                tmp_7_reg_4564_pp0_iter15_reg <= tmp_7_reg_4564_pp0_iter14_reg;
                tmp_7_reg_4564_pp0_iter9_reg <= tmp_7_reg_4564;
                trunc_ln1354_1_reg_4589_pp0_iter10_reg <= trunc_ln1354_1_reg_4589_pp0_iter9_reg;
                trunc_ln1354_1_reg_4589_pp0_iter11_reg <= trunc_ln1354_1_reg_4589_pp0_iter10_reg;
                trunc_ln1354_1_reg_4589_pp0_iter12_reg <= trunc_ln1354_1_reg_4589_pp0_iter11_reg;
                trunc_ln1354_1_reg_4589_pp0_iter13_reg <= trunc_ln1354_1_reg_4589_pp0_iter12_reg;
                trunc_ln1354_1_reg_4589_pp0_iter14_reg <= trunc_ln1354_1_reg_4589_pp0_iter13_reg;
                trunc_ln1354_1_reg_4589_pp0_iter15_reg <= trunc_ln1354_1_reg_4589_pp0_iter14_reg;
                trunc_ln1354_1_reg_4589_pp0_iter9_reg <= trunc_ln1354_1_reg_4589;
                trunc_ln1503_1_reg_4631_pp0_iter11_reg <= trunc_ln1503_1_reg_4631;
                trunc_ln1503_1_reg_4631_pp0_iter12_reg <= trunc_ln1503_1_reg_4631_pp0_iter11_reg;
                trunc_ln1503_1_reg_4631_pp0_iter13_reg <= trunc_ln1503_1_reg_4631_pp0_iter12_reg;
                trunc_ln1503_1_reg_4631_pp0_iter14_reg <= trunc_ln1503_1_reg_4631_pp0_iter13_reg;
                trunc_ln1503_2_reg_4643_pp0_iter12_reg <= trunc_ln1503_2_reg_4643;
                trunc_ln1503_2_reg_4643_pp0_iter13_reg <= trunc_ln1503_2_reg_4643_pp0_iter12_reg;
                trunc_ln1503_2_reg_4643_pp0_iter14_reg <= trunc_ln1503_2_reg_4643_pp0_iter13_reg;
                trunc_ln209_reg_4354_pp0_iter10_reg <= trunc_ln209_reg_4354_pp0_iter9_reg;
                trunc_ln209_reg_4354_pp0_iter11_reg <= trunc_ln209_reg_4354_pp0_iter10_reg;
                trunc_ln209_reg_4354_pp0_iter12_reg <= trunc_ln209_reg_4354_pp0_iter11_reg;
                trunc_ln209_reg_4354_pp0_iter13_reg <= trunc_ln209_reg_4354_pp0_iter12_reg;
                trunc_ln209_reg_4354_pp0_iter14_reg <= trunc_ln209_reg_4354_pp0_iter13_reg;
                trunc_ln209_reg_4354_pp0_iter15_reg <= trunc_ln209_reg_4354_pp0_iter14_reg;
                trunc_ln209_reg_4354_pp0_iter16_reg <= trunc_ln209_reg_4354_pp0_iter15_reg;
                trunc_ln209_reg_4354_pp0_iter17_reg <= trunc_ln209_reg_4354_pp0_iter16_reg;
                trunc_ln209_reg_4354_pp0_iter18_reg <= trunc_ln209_reg_4354_pp0_iter17_reg;
                trunc_ln209_reg_4354_pp0_iter19_reg <= trunc_ln209_reg_4354_pp0_iter18_reg;
                trunc_ln209_reg_4354_pp0_iter20_reg <= trunc_ln209_reg_4354_pp0_iter19_reg;
                trunc_ln209_reg_4354_pp0_iter2_reg <= trunc_ln209_reg_4354_pp0_iter1_reg;
                trunc_ln209_reg_4354_pp0_iter3_reg <= trunc_ln209_reg_4354_pp0_iter2_reg;
                trunc_ln209_reg_4354_pp0_iter4_reg <= trunc_ln209_reg_4354_pp0_iter3_reg;
                trunc_ln209_reg_4354_pp0_iter5_reg <= trunc_ln209_reg_4354_pp0_iter4_reg;
                trunc_ln209_reg_4354_pp0_iter6_reg <= trunc_ln209_reg_4354_pp0_iter5_reg;
                trunc_ln209_reg_4354_pp0_iter7_reg <= trunc_ln209_reg_4354_pp0_iter6_reg;
                trunc_ln209_reg_4354_pp0_iter8_reg <= trunc_ln209_reg_4354_pp0_iter7_reg;
                trunc_ln209_reg_4354_pp0_iter9_reg <= trunc_ln209_reg_4354_pp0_iter8_reg;
                trunc_ln4_reg_4738_pp0_iter16_reg <= trunc_ln4_reg_4738;
                trunc_ln4_reg_4738_pp0_iter17_reg <= trunc_ln4_reg_4738_pp0_iter16_reg;
                trunc_ln4_reg_4738_pp0_iter18_reg <= trunc_ln4_reg_4738_pp0_iter17_reg;
                trunc_ln4_reg_4738_pp0_iter19_reg <= trunc_ln4_reg_4738_pp0_iter18_reg;
                trunc_ln4_reg_4738_pp0_iter20_reg <= trunc_ln4_reg_4738_pp0_iter19_reg;
                trunc_ln701_reg_4484 <= trunc_ln701_fu_1645_p1;
                v2_V_17_reg_4783_pp0_iter16_reg <= v2_V_17_reg_4783;
                v2_V_17_reg_4783_pp0_iter17_reg <= v2_V_17_reg_4783_pp0_iter16_reg;
                v2_V_17_reg_4783_pp0_iter18_reg <= v2_V_17_reg_4783_pp0_iter17_reg;
                v2_V_17_reg_4783_pp0_iter19_reg <= v2_V_17_reg_4783_pp0_iter18_reg;
                v2_V_17_reg_4783_pp0_iter20_reg <= v2_V_17_reg_4783_pp0_iter19_reg;
                v2_V_19_reg_4824_pp0_iter17_reg <= v2_V_19_reg_4824;
                v2_V_19_reg_4824_pp0_iter18_reg <= v2_V_19_reg_4824_pp0_iter17_reg;
                v2_V_19_reg_4824_pp0_iter19_reg <= v2_V_19_reg_4824_pp0_iter18_reg;
                v2_V_19_reg_4824_pp0_iter20_reg <= v2_V_19_reg_4824_pp0_iter19_reg;
                v2_V_reg_4870_pp0_iter18_reg <= v2_V_reg_4870;
                v2_V_reg_4870_pp0_iter19_reg <= v2_V_reg_4870_pp0_iter18_reg;
                v2_V_reg_4870_pp0_iter20_reg <= v2_V_reg_4870_pp0_iter19_reg;
                x2_V_reg_4637_pp0_iter11_reg <= x2_V_reg_4637;
                x2_V_reg_4637_pp0_iter12_reg <= x2_V_reg_4637_pp0_iter11_reg;
                x2_V_reg_4637_pp0_iter13_reg <= x2_V_reg_4637_pp0_iter12_reg;
                x8_0_V_reg_4749_pp0_iter16_reg <= x8_0_V_reg_4749;
                x8_0_V_reg_4749_pp0_iter17_reg <= x8_0_V_reg_4749_pp0_iter16_reg;
                x8_0_V_reg_4749_pp0_iter18_reg <= x8_0_V_reg_4749_pp0_iter17_reg;
                x8_1_V_reg_4755_pp0_iter16_reg <= x8_1_V_reg_4755;
                x8_1_V_reg_4755_pp0_iter17_reg <= x8_1_V_reg_4755_pp0_iter16_reg;
                x8_1_V_reg_4755_pp0_iter18_reg <= x8_1_V_reg_4755_pp0_iter17_reg;
                x8_2_V_reg_4761_pp0_iter16_reg <= x8_2_V_reg_4761;
                x8_2_V_reg_4761_pp0_iter17_reg <= x8_2_V_reg_4761_pp0_iter16_reg;
                x8_2_V_reg_4761_pp0_iter18_reg <= x8_2_V_reg_4761_pp0_iter17_reg;
                x8_3_V_reg_4767_pp0_iter16_reg <= x8_3_V_reg_4767;
                x8_3_V_reg_4767_pp0_iter17_reg <= x8_3_V_reg_4767_pp0_iter16_reg;
                x8_3_V_reg_4767_pp0_iter18_reg <= x8_3_V_reg_4767_pp0_iter17_reg;
                z0_V_reg_4794_pp0_iter17_reg <= z0_V_reg_4794;
                z0_V_reg_4794_pp0_iter18_reg <= z0_V_reg_4794_pp0_iter17_reg;
                z0_V_reg_4794_pp0_iter19_reg <= z0_V_reg_4794_pp0_iter18_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bx_V8_phi_reg_972_pp0_iter1_reg <= bx_V8_phi_reg_972;
                icmp_ln587_reg_4428 <= icmp_ln587_fu_1346_p2;
                icmp_ln587_reg_4428_pp0_iter1_reg <= icmp_ln587_reg_4428;
                icmp_ln891_1_reg_4375 <= icmp_ln891_1_fu_1268_p2;
                icmp_ln891_reg_4363 <= icmp_ln891_fu_1228_p2;
                or_ln891_2_reg_4437 <= or_ln891_2_fu_1451_p2;
                select_ln209_2_reg_4385 <= select_ln209_2_fu_1284_p3;
                select_ln209_3_reg_4391 <= select_ln209_3_fu_1292_p3;
                select_ln209_4_reg_4396 <= select_ln209_4_fu_1300_p3;
                select_ln209_4_reg_4396_pp0_iter1_reg <= select_ln209_4_reg_4396;
                select_ln209_5_reg_4402 <= select_ln209_5_fu_1308_p3;
                select_ln209_5_reg_4402_pp0_iter1_reg <= select_ln209_5_reg_4402;
                select_ln209_6_reg_4407 <= select_ln209_6_fu_1316_p3;
                select_ln209_6_reg_4407_pp0_iter1_reg <= select_ln209_6_reg_4407;
                select_ln209_7_reg_4412 <= select_ln209_7_fu_1324_p3;
                select_ln209_7_reg_4412_pp0_iter1_reg <= select_ln209_7_reg_4412;
                select_ln209_8_reg_4417 <= select_ln209_8_fu_1332_p3;
                select_ln209_8_reg_4417_pp0_iter1_reg <= select_ln209_8_reg_4417;
                select_ln891_3_reg_4432 <= select_ln891_3_fu_1420_p3;
                select_ln891_6_reg_4443 <= select_ln891_6_fu_1457_p3;
                sext_ln891_reg_4370 <= sext_ln891_fu_1252_p1;
                sub_ln701_1_reg_4380 <= sub_ln701_1_fu_1278_p2;
                trunc_ln209_reg_4354 <= trunc_ln209_fu_1216_p1;
                trunc_ln209_reg_4354_pp0_iter1_reg <= trunc_ln209_reg_4354;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bx_V8_rewind_reg_944 <= bx_V8_phi_reg_972;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_in = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then
                bx_o_V_1_data_reg <= bx_V8_phi_reg_972_pp0_iter19_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter9_reg = ap_const_lv1_0))) then
                delta0_V_reg_4619 <= delta0_tmp_V_fu_4010_p2(29 downto 12);
                tmp_1_reg_4626 <= grp_fu_4018_p3(22 downto 12);
                trunc_ln1503_1_reg_4631 <= ret_V_31_fu_4027_p2(27 downto 11);
                x2_V_reg_4637 <= delta0_tmp_V_fu_4010_p2(29 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter7_reg = ap_const_lv1_0))) then
                    dphi_V_reg_4574(15 downto 3) <= dphi_V_fu_1877_p2(15 downto 3);
                    r_V_14_reg_4559(7 downto 1) <= r_V_14_fu_1805_p3(7 downto 1);
                    r_V_16_reg_4569(7 downto 1) <= r_V_16_fu_1851_p3(7 downto 1);
                tmp_7_reg_4564 <= innerStubs_0_dataarray_data_V_q0(16 downto 3);
                trunc_ln1354_1_reg_4589 <= innerStubs_0_dataarray_data_V_q0(27 downto 17);
                trunc_ln_reg_4584 <= outerStubs_0_dataarray_data_V_q0(27 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter8_reg = ap_const_lv1_0))) then
                drinv_V_reg_4608 <= LUT_drinv_V_q0;
                dz_V_reg_4614 <= dz_V_fu_1940_p2;
                    r1abs_V_reg_4595(9 downto 1) <= r1abs_V_fu_1925_p2(9 downto 1);
                    r2abs_V_reg_4602(10 downto 1) <= r2abs_V_fu_1934_p2(10 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                iSP_V_reg_4423 <= iSP_V_fu_1340_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter15_reg = ap_const_lv1_0))) then
                icmp_ln326_reg_4832 <= icmp_ln326_fu_2490_p2;
                phi0_V_reg_4788 <= ret_V_30_fu_2367_p2(18 downto 1);
                trunc_ln1503_4_reg_4799 <= z0_V_fu_2390_p2(15 downto 4);
                v2_V_19_reg_4824 <= der_phiL_V_fu_2453_p2(15 downto 6);
                x12_0_V_reg_4804 <= ret_V_33_fu_4178_p2(35 downto 18);
                x12_1_V_reg_4809 <= ret_V_35_fu_4185_p2(35 downto 18);
                x12_2_V_reg_4814 <= ret_V_37_fu_4192_p2(35 downto 18);
                x12_3_V_reg_4819 <= ret_V_39_fu_4199_p2(35 downto 18);
                z0_V_reg_4794 <= z0_V_fu_2390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter5_reg = ap_const_lv1_0))) then
                p_Val2_7_reg_4544 <= p_Val2_7_fu_1732_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter14_reg = ap_const_lv1_0))) then
                phi0a_V_reg_4727 <= phi0a_tmp_V_fu_4128_p2(31 downto 14);
                rinv_final_V_reg_4721 <= rinv_tmp_V_fu_4118_p2(33 downto 19);
                t_V_reg_4732 <= t_tmp_V_fu_4135_p2(30 downto 13);
                trunc_ln1503_16_reg_4778 <= rinv_tmp_V_fu_4118_p2(33 downto 27);
                trunc_ln1503_7_reg_4744 <= z0b_tmp_V_fu_4143_p2(30 downto 15);
                trunc_ln4_reg_4738 <= t_tmp_V_fu_4135_p2(30 downto 17);
                trunc_ln6_reg_4773 <= rinv_tmp_V_fu_4118_p2(32 downto 17);
                v2_V_17_reg_4783 <= rinv_tmp_V_fu_4118_p2(32 downto 19);
                x8_0_V_reg_4749 <= x8_0_tmp_V_fu_4150_p2(32 downto 15);
                x8_1_V_reg_4755 <= x8_1_tmp_V_fu_4157_p2(32 downto 15);
                x8_2_V_reg_4761 <= x8_2_tmp_V_fu_4164_p2(32 downto 15);
                x8_3_V_reg_4767 <= x8_3_tmp_V_fu_4171_p2(32 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter15_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then
                phicrit_V_reg_4837 <= grp_fu_4206_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter16_reg = ap_const_lv1_0))) then
                success_reg_4863 <= success_fu_2649_p2;
                v2_V_reg_4870 <= ret_V_8_fu_2510_p2(10 downto 1);
                x12A_0_V_reg_4843 <= x12A_0_tmp_V_fu_4214_p2(34 downto 17);
                x12A_1_V_reg_4848 <= x12A_1_tmp_V_fu_4221_p2(34 downto 17);
                x12A_2_V_reg_4853 <= x12A_2_tmp_V_fu_4228_p2(34 downto 17);
                x12A_3_V_reg_4858 <= x12A_3_tmp_V_fu_4235_p2(34 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter10_reg = ap_const_lv1_0))) then
                tmp_10_reg_4654 <= ret_V_29_fu_4048_p2(28 downto 14);
                trunc_ln1503_2_reg_4643 <= ret_V_26_fu_4034_p2(27 downto 13);
                trunc_ln1503_3_reg_4649 <= ret_V_27_fu_4041_p2(28 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter18_reg = ap_const_lv1_0))) then
                tmp_16_reg_4935 <= x23_0_tmp_V_fu_4326_p2(30 downto 13);
                tmp_17_reg_4940 <= x23_1_tmp_V_fu_4333_p2(30 downto 13);
                tmp_18_reg_4945 <= x23_2_tmp_V_fu_4340_p2(30 downto 13);
                tmp_19_reg_4950 <= x23_3_tmp_V_fu_4347_p2(30 downto 13);
                x22_0_V_reg_4915 <= x22_0_tmp_V_fu_4298_p2(32 downto 15);
                x22_1_V_reg_4920 <= x22_1_tmp_V_fu_4305_p2(32 downto 15);
                x22_2_V_reg_4925 <= x22_2_tmp_V_fu_4312_p2(32 downto 15);
                x22_3_V_reg_4930 <= x22_3_tmp_V_fu_4319_p2(32 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter19_reg = ap_const_lv1_0) and (success_reg_4863_pp0_iter19_reg = ap_const_lv1_1))) then
                tmp_38_reg_5035 <= add_ln353_fu_3493_p2(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter17_reg = ap_const_lv1_0))) then
                trunc_ln1503_10_reg_4890 <= x20_3_tmp_V_fu_4263_p2(34 downto 19);
                trunc_ln1503_11_reg_4895 <= ret_V_40_fu_4270_p2(29 downto 13);
                trunc_ln1503_6_reg_4875 <= x20_0_tmp_V_fu_4242_p2(34 downto 19);
                trunc_ln1503_8_reg_4880 <= x20_1_tmp_V_fu_4249_p2(34 downto 19);
                trunc_ln1503_9_reg_4885 <= x20_2_tmp_V_fu_4256_p2(34 downto 19);
                x11_1_V_reg_4900 <= ret_V_41_fu_4277_p2(30 downto 13);
                x11_2_V_reg_4905 <= ret_V_42_fu_4284_p2(30 downto 13);
                x11_3_V_reg_4910 <= ret_V_43_fu_4291_p2(30 downto 13);
            end if;
        end if;
    end process;
    r_V_14_reg_4559(0) <= '0';
    r_V_16_reg_4569(0) <= '0';
    dphi_V_reg_4574(2 downto 0) <= "000";
    dphi_V_reg_4574_pp0_iter9_reg(2 downto 0) <= "000";
    r1abs_V_reg_4595(0) <= '1';
    r1abs_V_reg_4595_pp0_iter10_reg(0) <= '1';
    r1abs_V_reg_4595_pp0_iter11_reg(0) <= '1';
    r1abs_V_reg_4595_pp0_iter12_reg(0) <= '1';
    r1abs_V_reg_4595_pp0_iter13_reg(0) <= '1';
    r2abs_V_reg_4602(0) <= '1';
    r2abs_V_reg_4602_pp0_iter10_reg(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    LUT_drinv_V_address0 <= zext_ln544_fu_1897_p1(9 - 1 downto 0);

    LUT_drinv_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            LUT_drinv_V_ce0 <= ap_const_logic_1;
        else 
            LUT_drinv_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    a2_V_fu_2110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_2100_p4),18));
    a2_tmp_V_fu_2094_p2 <= std_logic_vector(signed(ap_const_lv21_100000) - signed(sext_ln68_10_fu_2091_p1));
    a2a_tmp_V_fu_4055_p1 <= sext_ln68_4_fu_2043_p1(16 - 1 downto 0);
    a2b_tmp_V_fu_4069_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    a2n_V_fu_2114_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(a2_V_fu_2110_p1));
    abs724_i_fu_2482_p3 <= 
        sext_ln326_cast_fu_2468_p1 when (abscond723_i_fu_2477_p2(0) = '1') else 
        neg722_i_fu_2471_p2;
    abscond723_i_fu_2477_p2 <= "1" when (signed(rinv_final_V_reg_4721) > signed(ap_const_lv15_0)) else "0";
    abscond726_i_fu_2584_p2 <= "1" when (signed(z0_final_V_fu_2516_p4) > signed(ap_const_lv11_0)) else "0";
    add_ln1353_1_fu_3618_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(trunc_ln4_reg_4738_pp0_iter20_reg));
    add_ln1353_2_fu_3111_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(trunc_ln5_fu_3095_p4));
    add_ln1353_3_fu_3170_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(trunc_ln1353_1_fu_3154_p4));
    add_ln1353_4_fu_3229_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(trunc_ln1353_2_fu_3213_p4));
    add_ln353_1_fu_3823_p2 <= std_logic_vector(unsigned(v2_V_23_reg_4981) + unsigned(ap_const_lv8_81));
    add_ln353_2_fu_3874_p2 <= std_logic_vector(unsigned(v2_V_24_reg_4992) + unsigned(ap_const_lv8_81));
    add_ln353_3_fu_3934_p2 <= std_logic_vector(unsigned(v2_V_25_reg_5003) + unsigned(ap_const_lv8_81));
    add_ln353_fu_3493_p2 <= std_logic_vector(unsigned(v2_V_20_fu_3453_p4) + unsigned(ap_const_lv12_801));
    add_ln700_1_fu_1468_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(zext_ln891_3_fu_1465_p1));
    add_ln700_2_fu_1501_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(select_ln891_5_fu_1474_p3));
    add_ln700_3_fu_1557_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(select_ln891_7_reg_4449));
    add_ln700_4_fu_1581_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(select_ln891_9_fu_1562_p3));
    add_ln700_5_fu_1652_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(zext_ln891_8_fu_1649_p1));
    add_ln700_6_fu_1665_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln891_13_fu_1658_p3));
    add_ln700_fu_1408_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(select_ln891_1_fu_1372_p3));
    and_ln1503_1_fu_3519_p3 <= (tmp_29_fu_3509_p4 & ap_const_lv15_0);
    and_ln1503_2_fu_3543_p3 <= (tmp_31_fu_3533_p4 & ap_const_lv15_0);
    and_ln1503_3_fu_3579_p3 <= (tmp_33_fu_3569_p4 & ap_const_lv15_0);
    and_ln299_1_fu_3341_p2 <= (and_ln299_fu_3329_p2 and and_ln299_2_fu_3335_p2);
    and_ln299_2_fu_3335_p2 <= (icmp_ln299_1_fu_3323_p2 and icmp_ln293_1_fu_3295_p2);
    and_ln299_fu_3329_p2 <= (icmp_ln297_1_fu_3317_p2 and icmp_ln295_1_fu_3311_p2);
    and_ln333_1_fu_2643_p2 <= (icmp_ln895_fu_2628_p2 and icmp_ln887_fu_2633_p2);
    and_ln333_fu_2638_p2 <= (icmp_ln328_fu_2622_p2 and icmp_ln326_reg_4832);
    and_ln372_10_fu_3563_p2 <= (icmp_ln293_2_fu_3357_p2 and and_ln372_9_fu_3557_p2);
    and_ln372_11_fu_3895_p2 <= (success_reg_4863_pp0_iter20_reg and icmp_ln299_2_reg_4987);
    and_ln372_12_fu_3899_p2 <= (icmp_ln879_2_reg_5045 and icmp_ln355_2_fu_3889_p2);
    and_ln372_13_fu_3904_p2 <= (and_ln372_12_fu_3899_p2 and and_ln372_11_fu_3895_p2);
    and_ln372_14_fu_3593_p2 <= (icmp_ln297_3_fu_3423_p2 and icmp_ln295_3_fu_3417_p2);
    and_ln372_15_fu_3599_p2 <= (icmp_ln293_3_fu_3401_p2 and and_ln372_14_fu_3593_p2);
    and_ln372_16_fu_3955_p2 <= (success_reg_4863_pp0_iter20_reg and icmp_ln299_3_reg_4998);
    and_ln372_17_fu_3959_p2 <= (icmp_ln879_3_reg_5055 and icmp_ln355_3_fu_3949_p2);
    and_ln372_18_fu_3964_p2 <= (and_ln372_17_fu_3959_p2 and and_ln372_16_fu_3955_p2);
    and_ln372_1_fu_3798_p2 <= (and_ln372_6_fu_3793_p2 and and_ln372_2_fu_3782_p2);
    and_ln372_2_fu_3782_p2 <= (icmp_ln293_reg_4955 and and_ln372_fu_3778_p2);
    and_ln372_3_fu_3849_p2 <= (icmp_ln355_1_fu_3838_p2 and and_ln372_8_fu_3844_p2);
    and_ln372_4_fu_3787_p2 <= (icmp_ln879_fu_3772_p2 and icmp_ln355_fu_3750_p2);
    and_ln372_5_fu_3910_p2 <= (and_ln372_13_fu_3904_p2 and and_ln372_10_reg_5050);
    and_ln372_6_fu_3793_p2 <= (icmp_ln299_reg_4970 and and_ln372_4_fu_3787_p2);
    and_ln372_7_fu_3970_p2 <= (and_ln372_18_fu_3964_p2 and and_ln372_15_reg_5060);
    and_ln372_8_fu_3844_p2 <= (icmp_ln879_1_reg_5040 and ap_phi_mux_success_assign_phi_fu_1096_p6);
    and_ln372_9_fu_3557_p2 <= (icmp_ln297_2_fu_3379_p2 and icmp_ln295_2_fu_3373_p2);
    and_ln372_fu_3778_p2 <= (icmp_ln297_reg_4965 and icmp_ln295_reg_4960);
    and_ln_fu_3764_p3 <= (tmp_27_fu_3755_p4 & ap_const_lv12_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter21)
    begin
                ap_block_pp0_stage0_01001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter21)
    begin
                ap_block_pp0_stage0_11001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter21)
    begin
                ap_block_pp0_stage0_subdone <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state23_pp0_stage0_iter21_assign_proc : process(bx_o_V_1_ack_in)
    begin
                ap_block_state23_pp0_stage0_iter21 <= (bx_o_V_1_ack_in = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_65_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_65 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_850_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_850 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, icmp_ln587_reg_4428_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to20_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to20 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_bx_V8_phi_phi_fu_977_p4_assign_proc : process(bx_V, ap_phi_mux_do_init_phi_fu_932_p6, ap_phi_mux_bx_V8_rewind_phi_fu_948_p6, ap_phi_reg_pp0_iter0_bx_V8_phi_reg_972)
    begin
        if ((ap_phi_mux_do_init_phi_fu_932_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_bx_V8_phi_phi_fu_977_p4 <= ap_phi_mux_bx_V8_rewind_phi_fu_948_p6;
        elsif ((ap_phi_mux_do_init_phi_fu_932_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_bx_V8_phi_phi_fu_977_p4 <= bx_V;
        else 
            ap_phi_mux_bx_V8_phi_phi_fu_977_p4 <= ap_phi_reg_pp0_iter0_bx_V8_phi_reg_972;
        end if; 
    end process;


    ap_phi_mux_bx_V8_rewind_phi_fu_948_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, bx_V8_rewind_reg_944, bx_V8_phi_reg_972, icmp_ln587_reg_4428, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln587_reg_4428 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_bx_V8_rewind_phi_fu_948_p6 <= bx_V8_phi_reg_972;
        else 
            ap_phi_mux_bx_V8_rewind_phi_fu_948_p6 <= bx_V8_rewind_reg_944;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_932_p6_assign_proc : process(do_init_reg_928, icmp_ln587_reg_4428, ap_condition_850)
    begin
        if ((ap_const_boolean_1 = ap_condition_850)) then
            if ((icmp_ln587_reg_4428 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_932_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln587_reg_4428 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_932_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_932_p6 <= do_init_reg_928;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_932_p6 <= do_init_reg_928;
        end if; 
    end process;


    ap_phi_mux_iSP_V7_phi_fu_962_p6_assign_proc : process(iSP_V7_reg_958, iSP_V_reg_4423, icmp_ln587_reg_4428, ap_condition_850)
    begin
        if ((ap_const_boolean_1 = ap_condition_850)) then
            if ((icmp_ln587_reg_4428 = ap_const_lv1_1)) then 
                ap_phi_mux_iSP_V7_phi_fu_962_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln587_reg_4428 = ap_const_lv1_0)) then 
                ap_phi_mux_iSP_V7_phi_fu_962_p6 <= iSP_V_reg_4423;
            else 
                ap_phi_mux_iSP_V7_phi_fu_962_p6 <= iSP_V7_reg_958;
            end if;
        else 
            ap_phi_mux_iSP_V7_phi_fu_962_p6 <= iSP_V7_reg_958;
        end if; 
    end process;


    ap_phi_mux_npar_1_phi_fu_1073_p4_assign_proc : process(t_V_36_reg_986, or_ln598_reg_4495_pp0_iter20_reg, success_reg_4863_pp0_iter20_reg, npar_V_fu_3658_p2, ap_phi_reg_pp0_iter21_npar_1_reg_1070)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((success_reg_4863_pp0_iter20_reg = ap_const_lv1_0)) then 
                ap_phi_mux_npar_1_phi_fu_1073_p4 <= t_V_36_reg_986;
            elsif ((success_reg_4863_pp0_iter20_reg = ap_const_lv1_1)) then 
                ap_phi_mux_npar_1_phi_fu_1073_p4 <= npar_V_fu_3658_p2;
            else 
                ap_phi_mux_npar_1_phi_fu_1073_p4 <= ap_phi_reg_pp0_iter21_npar_1_reg_1070;
            end if;
        else 
            ap_phi_mux_npar_1_phi_fu_1073_p4 <= ap_phi_reg_pp0_iter21_npar_1_reg_1070;
        end if; 
    end process;


    ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4_assign_proc : process(t_V_53_reg_1028, or_ln598_reg_4495_pp0_iter20_reg, nproj_barrel_2s_1_V_fu_3855_p2, ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1105, and_ln372_3_fu_3849_p2)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((ap_const_lv1_0 = and_ln372_3_fu_3849_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4 <= t_V_53_reg_1028;
            elsif ((ap_const_lv1_1 = and_ln372_3_fu_3849_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4 <= nproj_barrel_2s_1_V_fu_3855_p2;
            else 
                ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1105;
            end if;
        else 
            ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1105;
        end if; 
    end process;


    ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4_assign_proc : process(t_V_62_reg_1042, or_ln598_reg_4495_pp0_iter20_reg, nproj_barrel_2s_5_V_fu_3915_p2, ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1115, and_ln372_5_fu_3910_p2)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((ap_const_lv1_0 = and_ln372_5_fu_3910_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4 <= t_V_62_reg_1042;
            elsif ((ap_const_lv1_1 = and_ln372_5_fu_3910_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4 <= nproj_barrel_2s_5_V_fu_3915_p2;
            else 
                ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1115;
            end if;
        else 
            ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1115;
        end if; 
    end process;


    ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4_assign_proc : process(t_V_71_reg_1056, or_ln598_reg_4495_pp0_iter20_reg, nproj_barrel_2s_9_V_fu_3975_p2, ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1125, and_ln372_7_fu_3970_p2)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((ap_const_lv1_0 = and_ln372_7_fu_3970_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4 <= t_V_71_reg_1056;
            elsif ((ap_const_lv1_1 = and_ln372_7_fu_3970_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4 <= nproj_barrel_2s_9_V_fu_3975_p2;
            else 
                ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1125;
            end if;
        else 
            ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1125;
        end if; 
    end process;


    ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6_assign_proc : process(t_V_44_reg_1014, or_ln598_reg_4495_pp0_iter20_reg, success_reg_4863_pp0_iter20_reg, ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1080, nproj_barrel_ps_13_V_fu_3804_p2, and_ln372_1_fu_3798_p2)
    begin
        if (((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln372_1_fu_3798_p2) and (success_reg_4863_pp0_iter20_reg = ap_const_lv1_1))) then 
            ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6 <= nproj_barrel_ps_13_V_fu_3804_p2;
        elsif ((((success_reg_4863_pp0_iter20_reg = ap_const_lv1_0) and (or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln372_1_fu_3798_p2) and (or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0) and (success_reg_4863_pp0_iter20_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6 <= t_V_44_reg_1014;
        else 
            ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6 <= ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1080;
        end if; 
    end process;


    ap_phi_mux_success_assign_phi_fu_1096_p6_assign_proc : process(or_ln598_reg_4495_pp0_iter20_reg, success_reg_4863_pp0_iter20_reg, and_ln299_1_reg_4975, and_ln372_1_fu_3798_p2, ap_phi_reg_pp0_iter21_success_assign_reg_1093)
    begin
        if ((((ap_const_lv1_0 = and_ln372_1_fu_3798_p2) and (or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0) and (success_reg_4863_pp0_iter20_reg = ap_const_lv1_1)) or ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln372_1_fu_3798_p2) and (success_reg_4863_pp0_iter20_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_success_assign_phi_fu_1096_p6 <= and_ln299_1_reg_4975;
        elsif (((success_reg_4863_pp0_iter20_reg = ap_const_lv1_0) and (or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0))) then 
            ap_phi_mux_success_assign_phi_fu_1096_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_success_assign_phi_fu_1096_p6 <= ap_phi_reg_pp0_iter21_success_assign_reg_1093;
        end if; 
    end process;


    ap_phi_mux_t_V_3_phi_fu_1203_p4_assign_proc : process(t_V_36_reg_986, or_ln598_reg_4495_pp0_iter20_reg, ap_phi_mux_npar_1_phi_fu_1073_p4, ap_phi_reg_pp0_iter21_t_V_3_reg_1199)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_3_phi_fu_1203_p4 <= ap_phi_mux_npar_1_phi_fu_1073_p4;
        elsif ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_3_phi_fu_1203_p4 <= t_V_36_reg_986;
        else 
            ap_phi_mux_t_V_3_phi_fu_1203_p4 <= ap_phi_reg_pp0_iter21_t_V_3_reg_1199;
        end if; 
    end process;


    ap_phi_mux_t_V_4_phi_fu_1178_p4_assign_proc : process(t_V_44_reg_1014, or_ln598_reg_4495_pp0_iter20_reg, ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6, ap_phi_reg_pp0_iter21_t_V_4_reg_1174)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_4_phi_fu_1178_p4 <= ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6;
        elsif ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_4_phi_fu_1178_p4 <= t_V_44_reg_1014;
        else 
            ap_phi_mux_t_V_4_phi_fu_1178_p4 <= ap_phi_reg_pp0_iter21_t_V_4_reg_1174;
        end if; 
    end process;


    ap_phi_mux_t_V_5_phi_fu_1165_p4_assign_proc : process(t_V_53_reg_1028, or_ln598_reg_4495_pp0_iter20_reg, ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4, ap_phi_reg_pp0_iter21_t_V_5_reg_1161)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_5_phi_fu_1165_p4 <= ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4;
        elsif ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_5_phi_fu_1165_p4 <= t_V_53_reg_1028;
        else 
            ap_phi_mux_t_V_5_phi_fu_1165_p4 <= ap_phi_reg_pp0_iter21_t_V_5_reg_1161;
        end if; 
    end process;


    ap_phi_mux_t_V_6_phi_fu_1152_p4_assign_proc : process(t_V_62_reg_1042, or_ln598_reg_4495_pp0_iter20_reg, ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4, ap_phi_reg_pp0_iter21_t_V_6_reg_1148)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_6_phi_fu_1152_p4 <= ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4;
        elsif ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_6_phi_fu_1152_p4 <= t_V_62_reg_1042;
        else 
            ap_phi_mux_t_V_6_phi_fu_1152_p4 <= ap_phi_reg_pp0_iter21_t_V_6_reg_1148;
        end if; 
    end process;


    ap_phi_mux_t_V_7_phi_fu_1139_p4_assign_proc : process(t_V_71_reg_1056, or_ln598_reg_4495_pp0_iter20_reg, ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4, ap_phi_reg_pp0_iter21_t_V_7_reg_1135)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_7_phi_fu_1139_p4 <= ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4;
        elsif ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_7_phi_fu_1139_p4 <= t_V_71_reg_1056;
        else 
            ap_phi_mux_t_V_7_phi_fu_1139_p4 <= ap_phi_reg_pp0_iter21_t_V_7_reg_1135;
        end if; 
    end process;


    ap_phi_mux_t_V_9_phi_fu_1191_p4_assign_proc : process(t_V_95_reg_1000, or_ln598_reg_4495_pp0_iter20_reg, ap_phi_reg_pp0_iter21_t_V_9_reg_1187, select_ln534_fu_4000_p3)
    begin
        if ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_9_phi_fu_1191_p4 <= select_ln534_fu_4000_p3;
        elsif ((or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_9_phi_fu_1191_p4 <= t_V_95_reg_1000;
        else 
            ap_phi_mux_t_V_9_phi_fu_1191_p4 <= ap_phi_reg_pp0_iter21_t_V_9_reg_1187;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_bx_V8_phi_reg_972 <= "XXX";
    ap_phi_reg_pp0_iter21_npar_1_reg_1070 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1105 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1115 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1125 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1080 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_success_assign_reg_1093 <= "X";
    ap_phi_reg_pp0_iter21_t_V_3_reg_1199 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_4_reg_1174 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_5_reg_1161 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_6_reg_1148 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_7_reg_1135 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_9_reg_1187 <= "XXXXXXX";

    ap_ready_assign_proc : process(icmp_ln587_fu_1346_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_fu_1346_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to20)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to20 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V <= bx_o_V_1_data_reg;

    bx_o_V_1_ack_in_assign_proc : process(bx_o_V_1_vld_reg)
    begin
        if (((bx_o_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then 
            bx_o_V_1_ack_in <= ap_const_logic_1;
        else 
            bx_o_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    bx_o_V_1_vld_in_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln587_reg_4428_pp0_iter19_reg, ap_enable_reg_pp0_iter20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_4428_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
            bx_o_V_1_vld_in <= ap_const_logic_1;
        else 
            bx_o_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V_ap_vld <= bx_o_V_1_vld_reg;
    delta0_tmp_V_fu_4010_p0 <= delta0_tmp_V_fu_4010_p00(17 - 1 downto 0);
    delta0_tmp_V_fu_4010_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(drinv_V_reg_4608),30));
    der_phiL_V_fu_2453_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln6_reg_4773));
    der_zL_final_V_fu_3633_p4 <= ret_V_fu_3612_p2(13 downto 4);
    dphi_V_fu_1877_p2 <= std_logic_vector(unsigned(shl_ln_fu_1823_p3) - unsigned(trunc_ln3_fu_1869_p3));
    dz_V_fu_1940_p2 <= std_logic_vector(unsigned(trunc_ln_reg_4584) - unsigned(trunc_ln1354_1_reg_4589));
    empty_fu_2614_p3 <= 
        sext_ln328_fu_2600_p1 when (abscond726_i_fu_2584_p2(0) = '1') else 
        tmp_37_fu_2604_p4;
    grp_fu_4018_p0 <= grp_fu_4018_p00(11 - 1 downto 0);
    grp_fu_4018_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r2abs_V_reg_4602),12));
    grp_fu_4018_p1 <= grp_fu_4018_p10(10 - 1 downto 0);
    grp_fu_4018_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r1abs_V_reg_4595),12));
    grp_fu_4018_p2 <= ap_const_lv23_AAA(13 - 1 downto 0);
    grp_fu_4206_p0 <= ap_const_lv17_1FE2B(10 - 1 downto 0);
    grp_fu_4206_p2 <= grp_fu_4206_p20(18 - 1 downto 0);
    grp_fu_4206_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi0_V_fu_2373_p4),20));
    iSP_V_fu_1340_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_iSP_V7_phi_fu_962_p6));
    icmp_ln293_1_fu_3295_p2 <= "1" when (signed(zL_1_final_V_fu_3117_p4) > signed(ap_const_lv15_77FF)) else "0";
    icmp_ln293_2_fu_3357_p2 <= "1" when (signed(zL_2_final_V_fu_3176_p4) > signed(ap_const_lv15_77FF)) else "0";
    icmp_ln293_3_fu_3401_p2 <= "1" when (signed(zL_3_final_V_fu_3235_p4) > signed(ap_const_lv15_77FF)) else "0";
    icmp_ln293_fu_3245_p2 <= "1" when (signed(zL_0_final_V_fu_3058_p4) > signed(ap_const_lv15_77FF)) else "0";
    icmp_ln295_1_fu_3311_p2 <= "1" when (signed(tmp_21_fu_3301_p4) < signed(ap_const_lv4_1)) else "0";
    icmp_ln295_2_fu_3373_p2 <= "1" when (signed(tmp_22_fu_3363_p4) < signed(ap_const_lv4_1)) else "0";
    icmp_ln295_3_fu_3417_p2 <= "1" when (signed(tmp_35_fu_3407_p4) < signed(ap_const_lv4_1)) else "0";
    icmp_ln295_fu_3261_p2 <= "1" when (signed(tmp_20_fu_3251_p4) < signed(ap_const_lv4_1)) else "0";
    icmp_ln297_1_fu_3317_p2 <= "1" when (unsigned(r_V_7_fu_2956_p3) < unsigned(ap_const_lv19_1FFFF)) else "0";
    icmp_ln297_2_fu_3379_p2 <= "1" when (unsigned(r_V_8_fu_2983_p3) < unsigned(ap_const_lv19_1FFFF)) else "0";
    icmp_ln297_3_fu_3423_p2 <= "1" when (unsigned(r_V_9_fu_3010_p3) < unsigned(ap_const_lv19_1FFFF)) else "0";
    icmp_ln297_fu_3267_p2 <= "1" when (unsigned(r_V_6_fu_2929_p3) < unsigned(ap_const_lv19_1FFFF)) else "0";
    icmp_ln299_1_fu_3323_p2 <= "0" when (r_V_7_fu_2956_p3 = ap_const_lv19_0) else "1";
    icmp_ln299_2_fu_3385_p2 <= "0" when (r_V_8_fu_2983_p3 = ap_const_lv19_0) else "1";
    icmp_ln299_3_fu_3429_p2 <= "0" when (r_V_9_fu_3010_p3 = ap_const_lv19_0) else "1";
    icmp_ln299_fu_3273_p2 <= "0" when (r_V_6_fu_2929_p3 = ap_const_lv19_0) else "1";
    icmp_ln326_fu_2490_p2 <= "1" when (signed(abs724_i_fu_2482_p3) < signed(ap_const_lv16_1659)) else "0";
    icmp_ln328_fu_2622_p2 <= "1" when (signed(empty_fu_2614_p3) < signed(ap_const_lv4_1)) else "0";
    icmp_ln355_1_fu_3838_p2 <= "0" when (tmp_39_fu_3828_p4 = ap_const_lv7_0) else "1";
    icmp_ln355_2_fu_3889_p2 <= "0" when (tmp_40_fu_3879_p4 = ap_const_lv7_0) else "1";
    icmp_ln355_3_fu_3949_p2 <= "0" when (tmp_41_fu_3939_p4 = ap_const_lv7_0) else "1";
    icmp_ln355_fu_3750_p2 <= "0" when (tmp_38_reg_5035 = ap_const_lv11_0) else "1";
    icmp_ln587_fu_1346_p2 <= "1" when (ap_phi_mux_iSP_V7_phi_fu_962_p6 = ap_const_lv7_6B) else "0";
    icmp_ln879_1_fu_3527_p2 <= "1" when (and_ln1503_1_fu_3519_p3 = ap_const_lv17_8000) else "0";
    icmp_ln879_2_fu_3551_p2 <= "1" when (and_ln1503_2_fu_3543_p3 = ap_const_lv17_8000) else "0";
    icmp_ln879_3_fu_3587_p2 <= "1" when (and_ln1503_3_fu_3579_p3 = ap_const_lv17_8000) else "0";
    icmp_ln879_fu_3772_p2 <= "1" when (and_ln_fu_3764_p3 = ap_const_lv14_1000) else "0";
    icmp_ln887_fu_2633_p2 <= "1" when (signed(phicrit_V_reg_4837) < signed(ap_const_lv20_D831)) else "0";
    icmp_ln891_10_fu_3289_p2 <= "1" when (unsigned(r_V_6_fu_2929_p3) > unsigned(ap_const_lv19_1FFF7)) else "0";
    icmp_ln891_1_fu_1268_p2 <= "1" when (unsigned(select_ln891_fu_1244_p3) < unsigned(zext_ln891_1_fu_1264_p1)) else "0";
    icmp_ln891_2_fu_1393_p2 <= "1" when (unsigned(select_ln891_2_fu_1380_p3) < unsigned(zext_ln891_2_fu_1390_p1)) else "0";
    icmp_ln891_3_fu_1439_p2 <= "1" when (unsigned(select_ln891_4_fu_1428_p3) < unsigned(zext_ln891_4_fu_1436_p1)) else "0";
    icmp_ln891_4_fu_1487_p2 <= "1" when (unsigned(select_ln891_6_reg_4443) < unsigned(zext_ln891_5_fu_1484_p1)) else "0";
    icmp_ln891_5_fu_1531_p2 <= "1" when (unsigned(select_ln891_8_fu_1520_p3) < unsigned(zext_ln891_6_fu_1528_p1)) else "0";
    icmp_ln891_6_fu_1571_p2 <= "1" when (unsigned(select_ln891_10_reg_4461) < unsigned(zext_ln891_7_fu_1568_p1)) else "0";
    icmp_ln891_7_fu_1610_p2 <= "1" when (unsigned(select_ln891_12_fu_1600_p3) < unsigned(zext_ln891_9_fu_1607_p1)) else "0";
    icmp_ln891_8_fu_1639_p2 <= "1" when (unsigned(select_ln891_14_fu_1628_p3) < unsigned(zext_ln891_10_fu_1636_p1)) else "0";
    icmp_ln891_9_fu_1700_p2 <= "1" when (unsigned(select_ln891_15_fu_1675_p3) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln891_fu_1228_p2 <= "1" when (unsigned(ap_phi_mux_iSP_V7_phi_fu_962_p6) < unsigned(select_ln209_fu_1220_p3)) else "0";
    icmp_ln895_fu_2628_p2 <= "1" when (signed(phicrit_V_reg_4837) > signed(ap_const_lv20_27CE)) else "0";
    innerStubs_0_dataarray_data_V_address0 <= zext_ln57_1_fu_1777_p1(10 - 1 downto 0);

    innerStubs_0_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            innerStubs_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            innerStubs_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        lhs_V_10_fu_2441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x8_3_V_reg_4767),36));

    lhs_V_1_fu_2360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_15_fu_2353_p3),19));
        lhs_V_2_fu_2164_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x2_V_reg_4637_pp0_iter13_reg),30));

        lhs_V_7_fu_2405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x8_0_V_reg_4749),36));

        lhs_V_8_fu_2417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x8_1_V_reg_4755),36));

        lhs_V_9_fu_2429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x8_2_V_reg_4761),36));

        lhs_V_fu_1883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_16_fu_1851_p3),9));

    lshr_ln_fu_3279_p4 <= sub_ln1503_fu_2913_p2(16 downto 3);
    neg722_i_fu_2471_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(sext_ln326_cast_fu_2468_p1));
    neg725_i_fu_2578_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sext_ln328_cast_fu_2574_p1));
    npar_V_fu_3658_p2 <= std_logic_vector(unsigned(t_V_36_reg_986) + unsigned(ap_const_lv7_1));
    nproj_barrel_2s_1_V_fu_3855_p2 <= std_logic_vector(unsigned(t_V_53_reg_1028) + unsigned(ap_const_lv7_1));
    nproj_barrel_2s_5_V_fu_3915_p2 <= std_logic_vector(unsigned(t_V_62_reg_1042) + unsigned(ap_const_lv7_1));
    nproj_barrel_2s_9_V_fu_3975_p2 <= std_logic_vector(unsigned(t_V_71_reg_1056) + unsigned(ap_const_lv7_1));
    nproj_barrel_ps_13_V_fu_3804_p2 <= std_logic_vector(unsigned(t_V_44_reg_1014) + unsigned(ap_const_lv7_1));
    or_ln598_fu_1706_p2 <= (xor_ln891_1_fu_1694_p2 or icmp_ln891_9_fu_1700_p2);
    or_ln891_1_fu_1414_p2 <= (or_ln891_fu_1368_p2 or icmp_ln891_2_fu_1393_p2);
    or_ln891_2_fu_1451_p2 <= (or_ln891_1_fu_1414_p2 or icmp_ln891_3_fu_1439_p2);
    or_ln891_3_fu_1507_p2 <= (or_ln891_2_reg_4437 or icmp_ln891_4_fu_1487_p2);
    or_ln891_4_fu_1543_p2 <= (or_ln891_3_fu_1507_p2 or icmp_ln891_5_fu_1531_p2);
    or_ln891_5_fu_1587_p2 <= (or_ln891_4_reg_4455 or icmp_ln891_6_fu_1571_p2);
    or_ln891_6_fu_1622_p2 <= (or_ln891_5_fu_1587_p2 or icmp_ln891_7_fu_1610_p2);
    or_ln891_7_fu_1671_p2 <= (or_ln891_6_reg_4473 or icmp_ln891_8_reg_4479);
    or_ln891_fu_1368_p2 <= (icmp_ln891_reg_4363 or icmp_ln891_1_reg_4375);
    outerStubs_0_dataarray_data_V_address0 <= zext_ln57_2_fu_1790_p1(10 - 1 downto 0);

    outerStubs_0_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            outerStubs_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            outerStubs_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    phi0_V_fu_2373_p4 <= ret_V_30_fu_2367_p2(18 downto 1);
    projout_barrel_2s_1_dataarray_data_V_address0 <= zext_ln321_2_fu_3869_p1(8 - 1 downto 0);

    projout_barrel_2s_1_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_1_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_1_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_1_dataarray_data_V_d0 <= ((((((ap_const_lv7_5 & t_V_95_reg_1000) & tmp_24_reg_5020) & ap_const_lv1_0) & v2_V_23_reg_4981) & v2_V_19_reg_4824_pp0_iter20_reg) & v2_V_22_fu_3692_p4);

    projout_barrel_2s_1_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln598_reg_4495_pp0_iter20_reg, and_ln372_3_fu_3849_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln372_3_fu_3849_p2) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_1_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_1_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_5_dataarray_data_V_address0 <= zext_ln321_3_fu_3929_p1(8 - 1 downto 0);

    projout_barrel_2s_5_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_5_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_5_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_5_dataarray_data_V_d0 <= ((((((ap_const_lv7_5 & t_V_95_reg_1000) & tmp_25_reg_5025) & ap_const_lv1_0) & v2_V_24_reg_4992) & v2_V_19_reg_4824_pp0_iter20_reg) & v2_V_22_fu_3692_p4);

    projout_barrel_2s_5_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln598_reg_4495_pp0_iter20_reg, and_ln372_5_fu_3910_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln372_5_fu_3910_p2) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_5_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_5_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_9_dataarray_data_V_address0 <= zext_ln321_4_fu_3989_p1(8 - 1 downto 0);

    projout_barrel_2s_9_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_9_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_9_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_9_dataarray_data_V_d0 <= ((((((ap_const_lv7_5 & t_V_95_reg_1000) & tmp_26_reg_5030) & ap_const_lv1_0) & v2_V_25_reg_5003) & v2_V_19_reg_4824_pp0_iter20_reg) & v2_V_22_fu_3692_p4);

    projout_barrel_2s_9_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln598_reg_4495_pp0_iter20_reg, and_ln372_7_fu_3970_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln372_7_fu_3970_p2) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_9_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_9_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_ps_13_dataarray_data_V_address0 <= zext_ln321_1_fu_3818_p1(8 - 1 downto 0);

    projout_barrel_ps_13_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_ps_13_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            projout_barrel_ps_13_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_ps_13_dataarray_data_V_d0 <= (((((ap_const_lv7_5 & t_V_95_reg_1000) & v2_V_21_reg_5009) & v2_V_20_reg_5015) & v2_V_19_reg_4824_pp0_iter20_reg) & der_zL_final_V_fu_3633_p4);

    projout_barrel_ps_13_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln598_reg_4495_pp0_iter20_reg, success_reg_4863_pp0_iter20_reg, and_ln372_1_fu_3798_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln372_1_fu_3798_p2) and (success_reg_4863_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_ps_13_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            projout_barrel_ps_13_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    r1abs_V_fu_1925_p2 <= std_logic_vector(signed(ap_const_lv10_353) + signed(sext_ln68_fu_1922_p1));
    r2abs_V_fu_1934_p2 <= std_logic_vector(signed(ap_const_lv11_4F5) + signed(sext_ln68_1_fu_1931_p1));
    r_V_10_fu_3018_p3 <= (tmp_16_reg_4935 & ap_const_lv1_0);
    r_V_11_fu_3068_p3 <= (tmp_17_reg_4940 & ap_const_lv1_0);
    r_V_12_fu_3127_p3 <= (tmp_18_reg_4945 & ap_const_lv1_0);
    r_V_13_fu_3186_p3 <= (tmp_19_reg_4950 & ap_const_lv1_0);
    r_V_14_fu_1805_p3 <= (tmp_5_fu_1795_p4 & ap_const_lv1_0);
    r_V_15_fu_2353_p3 <= (tmp_7_reg_4564_pp0_iter15_reg & ap_const_lv3_0);
    r_V_16_fu_1851_p3 <= (tmp_8_fu_1841_p4 & ap_const_lv1_0);
    r_V_4_fu_2383_p3 <= (trunc_ln1354_1_reg_4589_pp0_iter15_reg & ap_const_lv5_0);
        r_V_5_fu_2503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_4_reg_4799),16));

    r_V_6_fu_2929_p3 <= (tmp_12_fu_2919_p4 & ap_const_lv1_0);
    r_V_7_fu_2956_p3 <= (tmp_13_fu_2946_p4 & ap_const_lv1_0);
    r_V_8_fu_2983_p3 <= (tmp_14_fu_2973_p4 & ap_const_lv1_0);
    r_V_9_fu_3010_p3 <= (tmp_15_fu_3000_p4 & ap_const_lv1_0);
        r_V_fu_3605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_reg_4738_pp0_iter20_reg),18));

    ret_V_18_fu_3052_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln1353_2_fu_3048_p1));
    ret_V_20_fu_3105_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(trunc_ln1503_13_fu_3085_p4));
    ret_V_22_fu_3164_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(trunc_ln1503_14_fu_3144_p4));
    ret_V_24_fu_3223_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(trunc_ln1503_15_fu_3203_p4));
    ret_V_25_fu_1891_p2 <= std_logic_vector(signed(lhs_V_fu_1883_p1) - signed(rhs_V_fu_1887_p1));
    ret_V_26_fu_4034_p1 <= ret_V_26_fu_4034_p10(10 - 1 downto 0);
    ret_V_26_fu_4034_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r1abs_V_reg_4595_pp0_iter10_reg),28));
    ret_V_27_fu_4041_p0 <= sext_ln215_fu_2001_p1(18 - 1 downto 0);
    ret_V_27_fu_4041_p1 <= ret_V_27_fu_4041_p10(11 - 1 downto 0);
    ret_V_27_fu_4041_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r2abs_V_reg_4602_pp0_iter10_reg),29));
    ret_V_29_fu_4048_p0 <= sext_ln215_fu_2001_p1(18 - 1 downto 0);
    ret_V_29_fu_4048_p1 <= ret_V_29_fu_4048_p10(11 - 1 downto 0);
    ret_V_29_fu_4048_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_4626),29));
    ret_V_30_fu_2367_p2 <= std_logic_vector(signed(rhs_V_1_fu_2364_p1) + signed(lhs_V_1_fu_2360_p1));
    ret_V_31_fu_4027_p0 <= ret_V_31_fu_4027_p00(17 - 1 downto 0);
    ret_V_31_fu_4027_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(drinv_V_reg_4608),28));
    ret_V_32_fu_4090_p0 <= ap_const_lv29_6F8(12 - 1 downto 0);
    ret_V_33_fu_4178_p0 <= lhs_V_7_fu_2405_p1(18 - 1 downto 0);
    ret_V_33_fu_4178_p1 <= lhs_V_7_fu_2405_p1(18 - 1 downto 0);
    ret_V_34_fu_4097_p0 <= ap_const_lv30_92B(13 - 1 downto 0);
    ret_V_34_fu_4097_p1 <= lhs_V_2_fu_2164_p1(17 - 1 downto 0);
    ret_V_35_fu_4185_p0 <= lhs_V_8_fu_2417_p1(18 - 1 downto 0);
    ret_V_35_fu_4185_p1 <= lhs_V_8_fu_2417_p1(18 - 1 downto 0);
    ret_V_36_fu_4104_p0 <= ap_const_lv30_B78(13 - 1 downto 0);
    ret_V_36_fu_4104_p1 <= lhs_V_2_fu_2164_p1(17 - 1 downto 0);
    ret_V_37_fu_4192_p0 <= lhs_V_9_fu_2429_p1(18 - 1 downto 0);
    ret_V_37_fu_4192_p1 <= lhs_V_9_fu_2429_p1(18 - 1 downto 0);
    ret_V_38_fu_4111_p0 <= ap_const_lv30_E71(13 - 1 downto 0);
    ret_V_38_fu_4111_p1 <= lhs_V_2_fu_2164_p1(17 - 1 downto 0);
    ret_V_39_fu_4199_p0 <= lhs_V_10_fu_2441_p1(18 - 1 downto 0);
    ret_V_39_fu_4199_p1 <= lhs_V_10_fu_2441_p1(18 - 1 downto 0);
    ret_V_40_fu_4270_p0 <= ap_const_lv30_6F8(12 - 1 downto 0);
    ret_V_41_fu_4277_p0 <= ap_const_lv31_92B(13 - 1 downto 0);
    ret_V_41_fu_4277_p1 <= rhs_V_6_fu_2713_p1(18 - 1 downto 0);
    ret_V_42_fu_4284_p0 <= ap_const_lv31_B78(13 - 1 downto 0);
    ret_V_42_fu_4284_p1 <= rhs_V_6_fu_2713_p1(18 - 1 downto 0);
    ret_V_43_fu_4291_p0 <= ap_const_lv31_E71(13 - 1 downto 0);
    ret_V_43_fu_4291_p1 <= rhs_V_6_fu_2713_p1(18 - 1 downto 0);
    ret_V_8_fu_2510_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln1353_1_fu_2506_p1));
    ret_V_fu_3612_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(zext_ln1353_fu_3608_p1));
        rhs_V_1_fu_2364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(phi0a_V_reg_4727),19));

        rhs_V_6_fu_2713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t_V_reg_4732_pp0_iter17_reg),31));

        rhs_V_fu_1887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_14_fu_1805_p3),9));

    select_ln209_1_fu_1256_p3 <= 
        stubPairs_1_nentries_1_V when (trunc_ln209_fu_1216_p1(0) = '1') else 
        stubPairs_1_nentries_0_V;
    select_ln209_2_fu_1284_p3 <= 
        stubPairs_2_nentries_1_V when (trunc_ln209_fu_1216_p1(0) = '1') else 
        stubPairs_2_nentries_0_V;
    select_ln209_3_fu_1292_p3 <= 
        stubPairs_3_nentries_1_V when (trunc_ln209_fu_1216_p1(0) = '1') else 
        stubPairs_3_nentries_0_V;
    select_ln209_4_fu_1300_p3 <= 
        stubPairs_4_nentries_1_V when (trunc_ln209_fu_1216_p1(0) = '1') else 
        stubPairs_4_nentries_0_V;
    select_ln209_5_fu_1308_p3 <= 
        stubPairs_5_nentries_1_V when (trunc_ln209_fu_1216_p1(0) = '1') else 
        stubPairs_5_nentries_0_V;
    select_ln209_6_fu_1316_p3 <= 
        stubPairs_6_nentries_1_V when (trunc_ln209_fu_1216_p1(0) = '1') else 
        stubPairs_6_nentries_0_V;
    select_ln209_7_fu_1324_p3 <= 
        stubPairs_7_nentries_1_V when (trunc_ln209_fu_1216_p1(0) = '1') else 
        stubPairs_7_nentries_0_V;
    select_ln209_8_fu_1332_p3 <= 
        stubPairs_8_nentries_1_V when (trunc_ln209_fu_1216_p1(0) = '1') else 
        stubPairs_8_nentries_0_V;
    select_ln209_fu_1220_p3 <= 
        stubPairs_0_nentries_1_V when (trunc_ln209_fu_1216_p1(0) = '1') else 
        stubPairs_0_nentries_0_V;
    select_ln534_fu_4000_p3 <= 
        trackletIndex_V_fu_3994_p2 when (success_reg_4863_pp0_iter20_reg(0) = '1') else 
        t_V_95_reg_1000;
    select_ln700_fu_1361_p3 <= 
        ap_const_lv2_1 when (icmp_ln891_reg_4363(0) = '1') else 
        ap_const_lv2_2;
    select_ln891_10_fu_1549_p3 <= 
        select_ln891_8_fu_1520_p3 when (or_ln891_4_fu_1543_p2(0) = '1') else 
        sub_ln701_5_fu_1537_p2;
    select_ln891_11_fu_1592_p3 <= 
        select_ln891_9_fu_1562_p3 when (or_ln891_5_fu_1587_p2(0) = '1') else 
        add_ln700_4_fu_1581_p2;
    select_ln891_12_fu_1600_p3 <= 
        select_ln891_10_reg_4461 when (or_ln891_5_fu_1587_p2(0) = '1') else 
        sub_ln701_6_fu_1576_p2;
    select_ln891_13_fu_1658_p3 <= 
        zext_ln891_8_fu_1649_p1 when (or_ln891_6_reg_4473(0) = '1') else 
        add_ln700_5_fu_1652_p2;
    select_ln891_14_fu_1628_p3 <= 
        select_ln891_12_fu_1600_p3 when (or_ln891_6_fu_1622_p2(0) = '1') else 
        sub_ln701_7_fu_1616_p2;
    select_ln891_15_fu_1675_p3 <= 
        select_ln891_13_fu_1658_p3 when (or_ln891_7_fu_1671_p2(0) = '1') else 
        add_ln700_6_fu_1665_p2;
    select_ln891_16_fu_1687_p3 <= 
        trunc_ln701_reg_4484 when (or_ln891_7_fu_1671_p2(0) = '1') else 
        sub_ln891_fu_1683_p2;
    select_ln891_1_fu_1372_p3 <= 
        zext_ln891_fu_1357_p1 when (or_ln891_fu_1368_p2(0) = '1') else 
        select_ln700_fu_1361_p3;
    select_ln891_2_fu_1380_p3 <= 
        sext_ln891_reg_4370 when (or_ln891_fu_1368_p2(0) = '1') else 
        sub_ln701_1_reg_4380;
    select_ln891_3_fu_1420_p3 <= 
        select_ln891_1_fu_1372_p3 when (or_ln891_1_fu_1414_p2(0) = '1') else 
        add_ln700_fu_1408_p2;
    select_ln891_4_fu_1428_p3 <= 
        sext_ln891_1_fu_1386_p1 when (or_ln891_1_fu_1414_p2(0) = '1') else 
        sub_ln701_2_fu_1402_p2;
    select_ln891_5_fu_1474_p3 <= 
        zext_ln891_3_fu_1465_p1 when (or_ln891_2_reg_4437(0) = '1') else 
        add_ln700_1_fu_1468_p2;
    select_ln891_6_fu_1457_p3 <= 
        select_ln891_4_fu_1428_p3 when (or_ln891_2_fu_1451_p2(0) = '1') else 
        sub_ln701_3_fu_1445_p2;
    select_ln891_7_fu_1512_p3 <= 
        select_ln891_5_fu_1474_p3 when (or_ln891_3_fu_1507_p2(0) = '1') else 
        add_ln700_2_fu_1501_p2;
    select_ln891_8_fu_1520_p3 <= 
        sext_ln891_2_fu_1481_p1 when (or_ln891_3_fu_1507_p2(0) = '1') else 
        sub_ln701_4_fu_1495_p2;
    select_ln891_9_fu_1562_p3 <= 
        select_ln891_7_reg_4449 when (or_ln891_4_reg_4455(0) = '1') else 
        add_ln700_3_fu_1557_p2;
    select_ln891_fu_1244_p3 <= 
        zext_ln738_fu_1212_p1 when (icmp_ln891_fu_1228_p2(0) = '1') else 
        sub_ln701_fu_1238_p2;
        sext_ln1503_1_fu_2937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x22_1_V_reg_4920),19));

        sext_ln1503_2_fu_2964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x22_2_V_reg_4925),19));

        sext_ln1503_3_fu_2991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x22_3_V_reg_4930),19));

        sext_ln1503_6_fu_3025_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_fu_3018_p3),20));

        sext_ln1503_7_fu_3075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_11_fu_3068_p3),20));

        sext_ln1503_8_fu_3134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_12_fu_3127_p3),20));

        sext_ln1503_9_fu_3193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_13_fu_3186_p3),20));

        sext_ln1503_fu_2910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x22_0_V_reg_4915),19));

        sext_ln215_fu_2001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(delta0_V_reg_4619),29));

        sext_ln326_cast_fu_2468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rinv_final_V_reg_4721),16));

        sext_ln328_cast_fu_2574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z0_final_V_fu_2516_p4),12));

        sext_ln328_fu_2600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_fu_2590_p4),4));

        sext_ln68_10_fu_2091_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a2b_V_reg_4669),21));

        sext_ln68_15_fu_2120_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x6b_V_reg_4674),22));

        sext_ln68_18_fu_2278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a2n_V_reg_4679),33));

        sext_ln68_1_fu_1931_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_16_reg_4569),11));

        sext_ln68_36_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z0_V_reg_4794_pp0_iter19_reg),20));

        sext_ln68_4_fu_2043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_3_reg_4649),30));

        sext_ln68_fu_1922_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_14_reg_4559),10));

        sext_ln891_1_fu_1386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_2_fu_1380_p3),10));

        sext_ln891_2_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_6_reg_4443),11));

        sext_ln891_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_fu_1244_p3),9));

    shl_ln1503_4_fu_2903_p3 <= (phi0_V_reg_4788_pp0_iter19_reg & ap_const_lv1_0);
    shl_ln_fu_1823_p3 <= (tmp_6_fu_1813_p4 & ap_const_lv3_0);
    stubPairs_0_dataarray_data_V_address0 <= zext_ln57_fu_1719_p1(8 - 1 downto 0);

    stubPairs_0_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_1_dataarray_data_V_address0 <= zext_ln57_fu_1719_p1(8 - 1 downto 0);

    stubPairs_1_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_1_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_1_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_2_dataarray_data_V_address0 <= zext_ln57_fu_1719_p1(8 - 1 downto 0);

    stubPairs_2_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_2_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_2_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_3_dataarray_data_V_address0 <= zext_ln57_fu_1719_p1(8 - 1 downto 0);

    stubPairs_3_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_3_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_3_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_4_dataarray_data_V_address0 <= zext_ln57_fu_1719_p1(8 - 1 downto 0);

    stubPairs_4_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_4_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_4_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_5_dataarray_data_V_address0 <= zext_ln57_fu_1719_p1(8 - 1 downto 0);

    stubPairs_5_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_5_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_5_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_6_dataarray_data_V_address0 <= zext_ln57_fu_1719_p1(8 - 1 downto 0);

    stubPairs_6_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_6_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_6_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_7_dataarray_data_V_address0 <= zext_ln57_fu_1719_p1(8 - 1 downto 0);

    stubPairs_7_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_7_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_7_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_8_dataarray_data_V_address0 <= zext_ln57_fu_1719_p1(8 - 1 downto 0);

    stubPairs_8_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_8_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_8_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1503_1_fu_2940_p2 <= std_logic_vector(unsigned(shl_ln1503_4_fu_2903_p3) - unsigned(sext_ln1503_1_fu_2937_p1));
    sub_ln1503_2_fu_2967_p2 <= std_logic_vector(unsigned(shl_ln1503_4_fu_2903_p3) - unsigned(sext_ln1503_2_fu_2964_p1));
    sub_ln1503_3_fu_2994_p2 <= std_logic_vector(unsigned(shl_ln1503_4_fu_2903_p3) - unsigned(sext_ln1503_3_fu_2991_p1));
    sub_ln1503_fu_2913_p2 <= std_logic_vector(unsigned(shl_ln1503_4_fu_2903_p3) - unsigned(sext_ln1503_fu_2910_p1));
    sub_ln701_1_fu_1278_p2 <= std_logic_vector(signed(sext_ln891_fu_1252_p1) - signed(zext_ln701_1_fu_1274_p1));
    sub_ln701_2_fu_1402_p2 <= std_logic_vector(signed(sext_ln891_1_fu_1386_p1) - signed(zext_ln701_2_fu_1399_p1));
    sub_ln701_3_fu_1445_p2 <= std_logic_vector(unsigned(select_ln891_4_fu_1428_p3) - unsigned(zext_ln891_4_fu_1436_p1));
    sub_ln701_4_fu_1495_p2 <= std_logic_vector(signed(sext_ln891_2_fu_1481_p1) - signed(zext_ln701_3_fu_1492_p1));
    sub_ln701_5_fu_1537_p2 <= std_logic_vector(unsigned(select_ln891_8_fu_1520_p3) - unsigned(zext_ln891_6_fu_1528_p1));
    sub_ln701_6_fu_1576_p2 <= std_logic_vector(unsigned(select_ln891_10_reg_4461) - unsigned(zext_ln891_7_fu_1568_p1));
    sub_ln701_7_fu_1616_p2 <= std_logic_vector(unsigned(select_ln891_12_fu_1600_p3) - unsigned(zext_ln891_9_fu_1607_p1));
    sub_ln701_fu_1238_p2 <= std_logic_vector(unsigned(zext_ln738_fu_1212_p1) - unsigned(zext_ln701_fu_1234_p1));
    sub_ln891_fu_1683_p2 <= std_logic_vector(unsigned(trunc_ln701_reg_4484) - unsigned(select_ln209_8_reg_4417_pp0_iter3_reg));
    success_fu_2649_p2 <= (and_ln333_fu_2638_p2 and and_ln333_1_fu_2643_p2);
        t_V_10_fu_3643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t_final_V_fu_3623_p4),14));

    t_final_V_fu_3623_p4 <= add_ln1353_1_fu_3618_p2(13 downto 1);
    t_tmp_V_fu_4135_p1 <= t_tmp_V_fu_4135_p10(16 - 1 downto 0);
    t_tmp_V_fu_4135_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_4691),31));
    tmp_12_fu_2919_p4 <= sub_ln1503_fu_2913_p2(18 downto 1);
    tmp_13_fu_2946_p4 <= sub_ln1503_1_fu_2940_p2(18 downto 1);
    tmp_14_fu_2973_p4 <= sub_ln1503_2_fu_2967_p2(18 downto 1);
    tmp_15_fu_3000_p4 <= sub_ln1503_3_fu_2994_p2(18 downto 1);
    tmp_20_fu_3251_p4 <= ret_V_18_fu_3052_p2(15 downto 12);
    tmp_21_fu_3301_p4 <= ret_V_20_fu_3105_p2(15 downto 12);
    tmp_22_fu_3363_p4 <= ret_V_22_fu_3164_p2(15 downto 12);
    tmp_23_fu_3665_p3 <= (bx_V8_phi_reg_972_pp0_iter20_reg & t_V_36_reg_986);
    tmp_27_fu_3755_p4 <= v2_V_21_reg_5009(13 downto 12);
    tmp_28_fu_3811_p3 <= (trunc_ln209_reg_4354_pp0_iter20_reg & t_V_44_reg_1014);
    tmp_29_fu_3509_p4 <= sub_ln1503_1_fu_2940_p2(16 downto 15);
    tmp_2_fu_1712_p3 <= (trunc_ln209_reg_4354_pp0_iter3_reg & select_ln891_16_fu_1687_p3);
    tmp_30_fu_3862_p3 <= (trunc_ln209_reg_4354_pp0_iter20_reg & t_V_53_reg_1028);
    tmp_31_fu_3533_p4 <= sub_ln1503_2_fu_2967_p2(16 downto 15);
    tmp_32_fu_3922_p3 <= (trunc_ln209_reg_4354_pp0_iter20_reg & t_V_62_reg_1042);
    tmp_33_fu_3569_p4 <= sub_ln1503_3_fu_2994_p2(16 downto 15);
    tmp_34_fu_3982_p3 <= (trunc_ln209_reg_4354_pp0_iter20_reg & t_V_71_reg_1056);
    tmp_35_fu_3407_p4 <= ret_V_24_fu_3223_p2(15 downto 12);
    tmp_36_fu_2590_p4 <= ret_V_8_fu_2510_p2(11 downto 9);
    tmp_37_fu_2604_p4 <= neg725_i_fu_2578_p2(11 downto 8);
    tmp_39_fu_3828_p4 <= add_ln353_1_fu_3823_p2(7 downto 1);
    tmp_3_fu_1769_p3 <= (bx_V8_phi_reg_972_pp0_iter5_reg & v1_V_fu_1755_p4);
    tmp_40_fu_3879_p4 <= add_ln353_2_fu_3874_p2(7 downto 1);
    tmp_41_fu_3939_p4 <= add_ln353_3_fu_3934_p2(7 downto 1);
    tmp_4_fu_1782_p3 <= (bx_V8_phi_reg_972_pp0_iter5_reg & v2_V_18_fu_1765_p1);
    tmp_5_fu_1795_p4 <= innerStubs_0_dataarray_data_V_q0(35 downto 29);
    tmp_6_fu_1813_p4 <= outerStubs_0_dataarray_data_V_q0(15 downto 3);
    tmp_8_fu_1841_p4 <= outerStubs_0_dataarray_data_V_q0(35 downto 29);
    tmp_9_fu_1859_p4 <= innerStubs_0_dataarray_data_V_q0(15 downto 3);
    tmp_s_fu_2100_p4 <= a2_tmp_V_fu_2094_p2(20 downto 4);
    trackletIndex_V_fu_3994_p2 <= std_logic_vector(unsigned(t_V_95_reg_1000) + unsigned(ap_const_lv7_1));
    trackletParameters_dataarray_data_V_address0 <= zext_ln321_fu_3673_p1(10 - 1 downto 0);

    trackletParameters_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            trackletParameters_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            trackletParameters_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trackletParameters_dataarray_data_V_d0 <= ((((p_Val2_7_reg_4544_pp0_iter20_reg & v2_V_17_reg_4783_pp0_iter20_reg) & phi0_V_reg_4788_pp0_iter20_reg) & v2_V_reg_4870_pp0_iter20_reg) & t_V_10_fu_3643_p1);

    trackletParameters_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln598_reg_4495_pp0_iter20_reg, success_reg_4863_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln598_reg_4495_pp0_iter20_reg = ap_const_lv1_0) and (success_reg_4863_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            trackletParameters_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            trackletParameters_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1353_1_fu_3154_p4 <= zL_2_tmp_V_fu_3138_p2(16 downto 4);
    trunc_ln1353_2_fu_3213_p4 <= zL_3_tmp_V_fu_3197_p2(16 downto 4);
    trunc_ln1503_12_fu_3038_p4 <= zL_0_tmp_V_fu_3032_p2(19 downto 4);
    trunc_ln1503_13_fu_3085_p4 <= zL_1_tmp_V_fu_3079_p2(19 downto 4);
    trunc_ln1503_14_fu_3144_p4 <= zL_2_tmp_V_fu_3138_p2(19 downto 4);
    trunc_ln1503_15_fu_3203_p4 <= zL_3_tmp_V_fu_3197_p2(19 downto 4);
    trunc_ln209_fu_1216_p1 <= ap_phi_mux_bx_V8_phi_phi_fu_977_p4(1 - 1 downto 0);
    trunc_ln3_fu_1869_p3 <= (tmp_9_fu_1859_p4 & ap_const_lv3_0);
    trunc_ln5_fu_3095_p4 <= zL_1_tmp_V_fu_3079_p2(16 downto 4);
    trunc_ln701_fu_1645_p1 <= select_ln891_14_fu_1628_p3(7 - 1 downto 0);
    v1_V_fu_1755_p4 <= p_Val2_7_fu_1732_p11(13 downto 7);
    v2_V_18_fu_1765_p1 <= p_Val2_7_fu_1732_p11(7 - 1 downto 0);
    v2_V_20_fu_3453_p4 <= ret_V_18_fu_3052_p2(12 downto 1);
    v2_V_21_fu_3445_p3 <= 
        ap_const_lv14_3FFE when (icmp_ln891_10_fu_3289_p2(0) = '1') else 
        lshr_ln_fu_3279_p4;
    v2_V_22_fu_3692_p4 <= ret_V_fu_3612_p2(12 downto 4);
    x10_0_V_fu_2755_p2 <= (trunc_ln1503_6_reg_4875 xor ap_const_lv16_8000);
    x10_1_V_fu_2776_p2 <= (trunc_ln1503_8_reg_4880 xor ap_const_lv16_8000);
    x10_2_V_fu_2797_p2 <= (trunc_ln1503_9_reg_4885 xor ap_const_lv16_8000);
    x10_3_V_fu_2818_p2 <= (trunc_ln1503_10_reg_4890 xor ap_const_lv16_8000);
    x12A_0_tmp_V_fu_4214_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x12A_1_tmp_V_fu_4221_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x12A_2_tmp_V_fu_4228_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x12A_3_tmp_V_fu_4235_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x20_0_tmp_V_fu_4242_p0 <= ap_const_lv35_15555(18 - 1 downto 0);
    x20_1_tmp_V_fu_4249_p0 <= ap_const_lv35_15555(18 - 1 downto 0);
    x20_2_tmp_V_fu_4256_p0 <= ap_const_lv35_15555(18 - 1 downto 0);
    x20_3_tmp_V_fu_4263_p0 <= ap_const_lv35_15555(18 - 1 downto 0);
    x22_0_tmp_V_fu_4298_p0 <= x22_0_tmp_V_fu_4298_p00(16 - 1 downto 0);
    x22_0_tmp_V_fu_4298_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_0_V_fu_2755_p2),33));
    x22_1_tmp_V_fu_4305_p0 <= x22_1_tmp_V_fu_4305_p00(16 - 1 downto 0);
    x22_1_tmp_V_fu_4305_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_1_V_fu_2776_p2),33));
    x22_2_tmp_V_fu_4312_p0 <= x22_2_tmp_V_fu_4312_p00(16 - 1 downto 0);
    x22_2_tmp_V_fu_4312_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_2_V_fu_2797_p2),33));
    x22_3_tmp_V_fu_4319_p0 <= x22_3_tmp_V_fu_4319_p00(16 - 1 downto 0);
    x22_3_tmp_V_fu_4319_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_3_V_fu_2818_p2),33));
    x23_0_tmp_V_fu_4326_p0 <= x23_0_tmp_V_fu_4326_p00(16 - 1 downto 0);
    x23_0_tmp_V_fu_4326_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_0_V_fu_2755_p2),31));
    x23_1_tmp_V_fu_4333_p0 <= x23_1_tmp_V_fu_4333_p00(16 - 1 downto 0);
    x23_1_tmp_V_fu_4333_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_1_V_fu_2776_p2),31));
    x23_2_tmp_V_fu_4340_p0 <= x23_2_tmp_V_fu_4340_p00(16 - 1 downto 0);
    x23_2_tmp_V_fu_4340_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_2_V_fu_2797_p2),31));
    x23_3_tmp_V_fu_4347_p0 <= x23_3_tmp_V_fu_4347_p00(16 - 1 downto 0);
    x23_3_tmp_V_fu_4347_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_3_V_fu_2818_p2),31));
    x6a_tmp_V_fu_4062_p0 <= sext_ln68_4_fu_2043_p1(16 - 1 downto 0);
    x6b_tmp_V_fu_4076_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x6m_tmp_V_fu_2123_p2 <= std_logic_vector(signed(ap_const_lv22_300000) + signed(sext_ln68_15_fu_2120_p1));
    x8_0_tmp_V_fu_4150_p0 <= sext_ln68_18_fu_2278_p1(18 - 1 downto 0);
    x8_1_tmp_V_fu_4157_p0 <= sext_ln68_18_fu_2278_p1(18 - 1 downto 0);
    x8_2_tmp_V_fu_4164_p0 <= sext_ln68_18_fu_2278_p1(18 - 1 downto 0);
    x8_3_tmp_V_fu_4171_p0 <= sext_ln68_18_fu_2278_p1(18 - 1 downto 0);
    xor_ln891_1_fu_1694_p2 <= (or_ln891_7_fu_1671_p2 xor ap_const_lv1_1);
    xor_ln891_fu_1352_p2 <= (icmp_ln891_reg_4363 xor ap_const_lv1_1);
    z0_V_fu_2390_p2 <= std_logic_vector(unsigned(trunc_ln1503_7_reg_4744) + unsigned(r_V_4_fu_2383_p3));
    z0_final_V_fu_2516_p4 <= ret_V_8_fu_2510_p2(11 downto 1);
    z0a_tmp_V_fu_4083_p1 <= z0a_tmp_V_fu_4083_p10(10 - 1 downto 0);
    z0a_tmp_V_fu_4083_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r1abs_V_reg_4595_pp0_iter13_reg),26));
    zL_0_final_V_fu_3058_p4 <= ret_V_18_fu_3052_p2(15 downto 1);
    zL_0_tmp_V_fu_3032_p2 <= std_logic_vector(signed(sext_ln1503_6_fu_3025_p1) + signed(sext_ln68_36_fu_3029_p1));
    zL_1_final_V_fu_3117_p4 <= ret_V_20_fu_3105_p2(15 downto 1);
    zL_1_tmp_V_fu_3079_p2 <= std_logic_vector(signed(sext_ln1503_7_fu_3075_p1) + signed(sext_ln68_36_fu_3029_p1));
    zL_2_final_V_fu_3176_p4 <= ret_V_22_fu_3164_p2(15 downto 1);
    zL_2_tmp_V_fu_3138_p2 <= std_logic_vector(signed(sext_ln1503_8_fu_3134_p1) + signed(sext_ln68_36_fu_3029_p1));
    zL_3_final_V_fu_3235_p4 <= ret_V_24_fu_3223_p2(15 downto 1);
    zL_3_tmp_V_fu_3197_p2 <= std_logic_vector(signed(sext_ln1503_9_fu_3193_p1) + signed(sext_ln68_36_fu_3029_p1));
    zext_ln1353_1_fu_2506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_5_fu_2503_p1),17));
    zext_ln1353_2_fu_3048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1503_12_fu_3038_p4),17));
    zext_ln1353_fu_3608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_3605_p1),19));
    zext_ln321_1_fu_3818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_3811_p3),64));
    zext_ln321_2_fu_3869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_3862_p3),64));
    zext_ln321_3_fu_3929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_3922_p3),64));
    zext_ln321_4_fu_3989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_3982_p3),64));
    zext_ln321_fu_3673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_3665_p3),64));
    zext_ln544_fu_1897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_25_fu_1891_p2),64));
    zext_ln57_1_fu_1777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1769_p3),64));
    zext_ln57_2_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1782_p3),64));
    zext_ln57_fu_1719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1712_p3),64));
    zext_ln701_1_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_1_fu_1256_p3),9));
    zext_ln701_2_fu_1399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_2_reg_4385),10));
    zext_ln701_3_fu_1492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_4_reg_4396_pp0_iter1_reg),11));
    zext_ln701_fu_1234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_fu_1220_p3),8));
    zext_ln738_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_iSP_V7_phi_fu_962_p6),8));
    zext_ln891_10_fu_1636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_8_reg_4417_pp0_iter2_reg),11));
    zext_ln891_1_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_1_fu_1256_p3),8));
    zext_ln891_2_fu_1390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_2_reg_4385),9));
    zext_ln891_3_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln891_3_reg_4432),3));
    zext_ln891_4_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_3_reg_4391),10));
    zext_ln891_5_fu_1484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_4_reg_4396_pp0_iter1_reg),10));
    zext_ln891_6_fu_1528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_5_reg_4402_pp0_iter1_reg),11));
    zext_ln891_7_fu_1568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_6_reg_4407_pp0_iter2_reg),11));
    zext_ln891_8_fu_1649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln891_11_reg_4468),4));
    zext_ln891_9_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_7_reg_4412_pp0_iter2_reg),11));
    zext_ln891_fu_1357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln891_fu_1352_p2),2));
end behav;
