Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xlslice_v1_0_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.add4 [add4_default]
Compiling module xil_defaultlib.design_1_add4_0_0
Compiling module xil_defaultlib.design_1_add4_1_0
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.design_1_adder_0_0
Compiling module xil_defaultlib.design_1_adder_1_0
Compiling module xil_defaultlib.design_1_adder_2_0
Compiling architecture behavioral of entity xil_defaultlib.alu0 [alu0_default]
Compiling module xil_defaultlib.design_1_alu0_0_0
Compiling architecture behavioral of entity xil_defaultlib.reg0 [\reg0(size=6)\]
Compiling module xil_defaultlib.design_1_reg0_0_7
Compiling architecture behavioral of entity xil_defaultlib.reg0 [\reg0(size=64)\]
Compiling module xil_defaultlib.design_1_reg0_0_5
Compiling module xil_defaultlib.design_1_reg0_0_6
Compiling architecture behavioral of entity xil_defaultlib.OutputRAM [outputram_default]
Compiling module xil_defaultlib.design_1_OutputRAM_0_1
Compiling architecture behavioral of entity xil_defaultlib.cdb [cdb_default]
Compiling module xil_defaultlib.design_1_cdb_0_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_cm_sel_1_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_8_0
Compiling architecture behavioral of entity xil_defaultlib.stage_controller [stage_controller_default]
Compiling module xil_defaultlib.design_1_stage_controller_2_0
Compiling architecture behavioral of entity xil_defaultlib.data_mem [data_mem_default]
Compiling module xil_defaultlib.design_1_data_mem_0_0
Compiling module xil_defaultlib.design_1_stage_controller_1_0
Compiling module xil_defaultlib.design_1_OutputRAM_1_0
Compiling architecture behavioral of entity xil_defaultlib.reg0 [reg0_default]
Compiling module xil_defaultlib.design_1_reg0_0_1
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_5_0
Compiling module xil_defaultlib.design_1_inputA_0_0
Compiling module xil_defaultlib.design_1_inputA_0_1
Compiling module xil_defaultlib.design_1_inputA_0_2
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_inputA_0
Compiling module xil_defaultlib.design_1_inputB_0_0
Compiling module xil_defaultlib.design_1_inputB_0_1
Compiling module xil_defaultlib.design_1_inputB_0_2
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling module xil_defaultlib.design_1_inst_mem_0_0
Compiling architecture behavioral of entity xil_defaultlib.instr_translator [instr_translator_default]
Compiling module xil_defaultlib.design_1_instr_translator_0_0
Compiling module xil_defaultlib.design_1_stage_controller_0_0
Compiling module xil_defaultlib.design_1_reg0_0_11
Compiling module xil_defaultlib.design_1_reg0_0_2
Compiling module xil_defaultlib.design_1_OutputRAM_0_0
Compiling module xil_defaultlib.design_1_reg0_0_10
Compiling module xil_defaultlib.design_1_reg0_0_8
Compiling module xil_defaultlib.design_1_reg0_0_9
Compiling architecture behavioral of entity xil_defaultlib.mult_div [mult_div_default]
Compiling module xil_defaultlib.design_1_mult_div_0_0
Compiling architecture behavioral of entity xil_defaultlib.mux4 [\mux4(width=1)\]
Compiling module xil_defaultlib.design_1_mux4_0_0
Compiling module xil_defaultlib.design_1_mux4_0_1
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.design_1_mux_0_0
Compiling module xil_defaultlib.design_1_mux_1_0
Compiling module xil_defaultlib.design_1_mux_2_0
Compiling module xil_defaultlib.design_1_reg0_0_0
Compiling module xil_defaultlib.design_1_mux_4_0
Compiling module xil_defaultlib.design_1_mux_3_2
Compiling module xil_defaultlib.design_1_reg0_0_12
Compiling module xil_defaultlib.design_1_mux_3_0
Compiling module xil_defaultlib.design_1_mux_3_1
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling module xil_defaultlib.design_1_reg_file_0_0
Compiling architecture behavioral of entity xil_defaultlib.reorder_buffer [reorder_buffer_default]
Compiling module xil_defaultlib.design_1_reorder_buffer_0_0
Compiling architecture behavioral of entity xil_defaultlib.rs_table [rs_table_default]
Compiling module xil_defaultlib.design_1_rs_table_0_0
Compiling architecture behavioral of entity xil_defaultlib.rt_stage_controller [rt_stage_controller_default]
Compiling module xil_defaultlib.design_1_rt_stage_controller_0_0
Compiling architecture behavioral of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling module xil_defaultlib.design_1_sign_extend_0_0
Compiling module xil_defaultlib.design_1_sign_extend_1_0
Compiling module xil_defaultlib.design_1_reg0_0_4
Compiling module xil_defaultlib.design_1_reg0_0_3
Compiling architecture behavioral of entity xil_defaultlib.tags_and_ready [tags_and_ready_default]
Compiling module xil_defaultlib.design_1_tags_and_ready_0_0
Compiling architecture behavioral of entity xil_defaultlib.unsigned_extend [unsigned_extend_default]
Compiling module xil_defaultlib.design_1_unsigned_extend_0_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_2_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_3_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_4_0
Compiling module xil_defaultlib.design_1_xlslice_5_1
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_6_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_7_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
