{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 02 01:06:51 2008 " "Info: Processing started: Wed Jan 02 01:06:51 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockTest -c clockTest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clockTest -c clockTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clocking.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alarm_clocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clocking " "Info: Found entity 1: alarm_clocking" {  } { { "alarm_clocking.v" "" { Text "D:/hhhhh/alarm_clocking.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockTest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clockTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockTest " "Info: Found entity 1: clockTest" {  } { { "clockTest.v" "" { Text "D:/hhhhh/clockTest.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decide_option.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decide_option.v" { { "Info" "ISGN_ENTITY_NAME" "1 decide_option " "Info: Found entity 1: decide_option" {  } { { "decide_option.v" "" { Text "D:/hhhhh/decide_option.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenPIN.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenPIN.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenPIN " "Info: Found entity 1: fenPIN" {  } { { "fenPIN.v" "" { Text "D:/hhhhh/fenPIN.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_alarm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hour_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_alarm " "Info: Found entity 1: hour_alarm" {  } { { "hour_alarm.v" "" { Text "D:/hhhhh/hour_alarm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initialSW.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file initialSW.v" { { "Info" "ISGN_ENTITY_NAME" "1 initialSW " "Info: Found entity 1: initialSW" {  } { { "initialSW.v" "" { Text "D:/hhhhh/initialSW.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 manual_clocking.v(29) " "Warning (10229): Verilog HDL Expression warning at manual_clocking.v(29): truncated literal to match 4 bits" {  } { { "manual_clocking.v" "" { Text "D:/hhhhh/manual_clocking.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 manual_clocking.v(31) " "Warning (10229): Verilog HDL Expression warning at manual_clocking.v(31): truncated literal to match 4 bits" {  } { { "manual_clocking.v" "" { Text "D:/hhhhh/manual_clocking.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 manual_clocking.v(41) " "Warning (10229): Verilog HDL Expression warning at manual_clocking.v(41): truncated literal to match 4 bits" {  } { { "manual_clocking.v" "" { Text "D:/hhhhh/manual_clocking.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 manual_clocking.v(43) " "Warning (10229): Verilog HDL Expression warning at manual_clocking.v(43): truncated literal to match 4 bits" {  } { { "manual_clocking.v" "" { Text "D:/hhhhh/manual_clocking.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 manual_clocking.v(53) " "Warning (10229): Verilog HDL Expression warning at manual_clocking.v(53): truncated literal to match 4 bits" {  } { { "manual_clocking.v" "" { Text "D:/hhhhh/manual_clocking.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manual_clocking.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file manual_clocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 manual_clocking " "Info: Found entity 1: manual_clocking" {  } { { "manual_clocking.v" "" { Text "D:/hhhhh/manual_clocking.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "self_clocking.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file self_clocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 self_clocking " "Info: Found entity 1: self_clocking" {  } { { "self_clocking.v" "" { Text "D:/hhhhh/self_clocking.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file set_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_alarm " "Info: Found entity 1: set_alarm" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_final_time.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file set_final_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_final_time " "Info: Found entity 1: set_final_time" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Info: Found entity 1: show" {  } { { "show.v" "" { Text "D:/hhhhh/show.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockTest " "Info: Elaborating entity \"clockTest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenPIN fenPIN:u_fenPIN " "Info: Elaborating entity \"fenPIN\" for hierarchy \"fenPIN:u_fenPIN\"" {  } { { "clockTest.v" "u_fenPIN" { Text "D:/hhhhh/clockTest.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialSW initialSW:u_initialSW " "Info: Elaborating entity \"initialSW\" for hierarchy \"initialSW:u_initialSW\"" {  } { { "clockTest.v" "u_initialSW" { Text "D:/hhhhh/clockTest.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_0 initialSW.v(16) " "Warning (10235): Verilog HDL Always Construct warning at initialSW.v(16): variable \"sw_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "initialSW.v" "" { Text "D:/hhhhh/initialSW.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_1 initialSW.v(17) " "Warning (10235): Verilog HDL Always Construct warning at initialSW.v(17): variable \"sw_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "initialSW.v" "" { Text "D:/hhhhh/initialSW.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_clocking self_clocking:u_self_clocking " "Info: Elaborating entity \"self_clocking\" for hierarchy \"self_clocking:u_self_clocking\"" {  } { { "clockTest.v" "u_self_clocking" { Text "D:/hhhhh/clockTest.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manual_clocking manual_clocking:u_manual_clocking " "Info: Elaborating entity \"manual_clocking\" for hierarchy \"manual_clocking:u_manual_clocking\"" {  } { { "clockTest.v" "u_manual_clocking" { Text "D:/hhhhh/clockTest.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarm set_alarm:u_set_alarm " "Info: Elaborating entity \"set_alarm\" for hierarchy \"set_alarm:u_set_alarm\"" {  } { { "clockTest.v" "u_set_alarm" { Text "D:/hhhhh/clockTest.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 set_alarm.v(27) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(27): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 set_alarm.v(27) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(27): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourH set_alarm.v(28) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(28): variable \"alarm_hourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourL set_alarm.v(28) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(28): variable \"alarm_hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minH set_alarm.v(28) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(28): variable \"alarm_minH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minL set_alarm.v(28) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(28): variable \"alarm_minL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_secH set_alarm.v(28) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(28): variable \"alarm_secH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_secL set_alarm.v(28) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(28): variable \"alarm_secL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "option set_alarm.v(37) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(37): variable \"option\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_secL set_alarm.v(38) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(38): variable \"alarm_secL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_secH set_alarm.v(40) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(40): variable \"alarm_secH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_secH set_alarm.v(43) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(43): variable \"alarm_secH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_secL set_alarm.v(46) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(46): variable \"alarm_secL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "option set_alarm.v(48) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(48): variable \"option\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minL set_alarm.v(49) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(49): variable \"alarm_minL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minH set_alarm.v(51) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(51): variable \"alarm_minH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minH set_alarm.v(54) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(54): variable \"alarm_minH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minL set_alarm.v(57) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(57): variable \"alarm_minL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "option set_alarm.v(59) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(59): variable \"option\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourH set_alarm.v(60) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(60): variable \"alarm_hourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourL set_alarm.v(61) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(61): variable \"alarm_hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourH set_alarm.v(63) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(63): variable \"alarm_hourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourL set_alarm.v(66) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(66): variable \"alarm_hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourH set_alarm.v(68) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(68): variable \"alarm_hourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourL set_alarm.v(69) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(69): variable \"alarm_hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourL set_alarm.v(74) " "Warning (10235): Verilog HDL Always Construct warning at set_alarm.v(74): variable \"alarm_hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarm_secL set_alarm.v(17) " "Warning (10240): Verilog HDL Always Construct warning at set_alarm.v(17): inferring latch(es) for variable \"alarm_secL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarm_secH set_alarm.v(17) " "Warning (10240): Verilog HDL Always Construct warning at set_alarm.v(17): inferring latch(es) for variable \"alarm_secH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarm_minL set_alarm.v(17) " "Warning (10240): Verilog HDL Always Construct warning at set_alarm.v(17): inferring latch(es) for variable \"alarm_minL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarm_minH set_alarm.v(17) " "Warning (10240): Verilog HDL Always Construct warning at set_alarm.v(17): inferring latch(es) for variable \"alarm_minH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarm_hourL set_alarm.v(17) " "Warning (10240): Verilog HDL Always Construct warning at set_alarm.v(17): inferring latch(es) for variable \"alarm_hourL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarm_hourH set_alarm.v(17) " "Warning (10240): Verilog HDL Always Construct warning at set_alarm.v(17): inferring latch(es) for variable \"alarm_hourH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_hourH\[0\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_hourH\[0\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_hourH\[1\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_hourH\[1\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_hourH\[2\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_hourH\[2\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_hourH\[3\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_hourH\[3\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_hourL\[0\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_hourL\[0\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_hourL\[1\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_hourL\[1\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_hourL\[2\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_hourL\[2\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_hourL\[3\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_hourL\[3\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_minH\[0\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_minH\[0\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_minH\[1\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_minH\[1\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_minH\[2\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_minH\[2\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_minH\[3\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_minH\[3\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_minL\[0\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_minL\[0\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_minL\[1\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_minL\[1\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_minL\[2\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_minL\[2\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_minL\[3\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_minL\[3\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_secH\[0\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_secH\[0\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_secH\[1\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_secH\[1\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_secH\[2\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_secH\[2\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_secH\[3\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_secH\[3\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_secL\[0\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_secL\[0\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_secL\[1\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_secL\[1\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_secL\[2\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_secL\[2\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_secL\[3\] set_alarm.v(17) " "Info (10041): Inferred latch for \"alarm_secL\[3\]\" at set_alarm.v(17)" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clocking alarm_clocking:u_alarm_clocking " "Info: Elaborating entity \"alarm_clocking\" for hierarchy \"alarm_clocking:u_alarm_clocking\"" {  } { { "clockTest.v" "u_alarm_clocking" { Text "D:/hhhhh/clockTest.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decide_option decide_option:u_decide_option " "Info: Elaborating entity \"decide_option\" for hierarchy \"decide_option:u_decide_option\"" {  } { { "clockTest.v" "u_decide_option" { Text "D:/hhhhh/clockTest.v" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_final_time set_final_time:u_set_final_time " "Info: Elaborating entity \"set_final_time\" for hierarchy \"set_final_time:u_set_final_time\"" {  } { { "clockTest.v" "u_set_final_time" { Text "D:/hhhhh/clockTest.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "secL set_final_time.v(33) " "Warning (10240): Verilog HDL Always Construct warning at set_final_time.v(33): inferring latch(es) for variable \"secL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "secH set_final_time.v(33) " "Warning (10240): Verilog HDL Always Construct warning at set_final_time.v(33): inferring latch(es) for variable \"secH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minL set_final_time.v(33) " "Warning (10240): Verilog HDL Always Construct warning at set_final_time.v(33): inferring latch(es) for variable \"minL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minH set_final_time.v(33) " "Warning (10240): Verilog HDL Always Construct warning at set_final_time.v(33): inferring latch(es) for variable \"minH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hourL set_final_time.v(33) " "Warning (10240): Verilog HDL Always Construct warning at set_final_time.v(33): inferring latch(es) for variable \"hourL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hourH set_final_time.v(33) " "Warning (10240): Verilog HDL Always Construct warning at set_final_time.v(33): inferring latch(es) for variable \"hourH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[0\] set_final_time.v(33) " "Info (10041): Inferred latch for \"hourH\[0\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[1\] set_final_time.v(33) " "Info (10041): Inferred latch for \"hourH\[1\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[2\] set_final_time.v(33) " "Info (10041): Inferred latch for \"hourH\[2\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[3\] set_final_time.v(33) " "Info (10041): Inferred latch for \"hourH\[3\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[0\] set_final_time.v(33) " "Info (10041): Inferred latch for \"hourL\[0\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[1\] set_final_time.v(33) " "Info (10041): Inferred latch for \"hourL\[1\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[2\] set_final_time.v(33) " "Info (10041): Inferred latch for \"hourL\[2\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[3\] set_final_time.v(33) " "Info (10041): Inferred latch for \"hourL\[3\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[0\] set_final_time.v(33) " "Info (10041): Inferred latch for \"minH\[0\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[1\] set_final_time.v(33) " "Info (10041): Inferred latch for \"minH\[1\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[2\] set_final_time.v(33) " "Info (10041): Inferred latch for \"minH\[2\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[3\] set_final_time.v(33) " "Info (10041): Inferred latch for \"minH\[3\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[0\] set_final_time.v(33) " "Info (10041): Inferred latch for \"minL\[0\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[1\] set_final_time.v(33) " "Info (10041): Inferred latch for \"minL\[1\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[2\] set_final_time.v(33) " "Info (10041): Inferred latch for \"minL\[2\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[3\] set_final_time.v(33) " "Info (10041): Inferred latch for \"minL\[3\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[0\] set_final_time.v(33) " "Info (10041): Inferred latch for \"secH\[0\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[1\] set_final_time.v(33) " "Info (10041): Inferred latch for \"secH\[1\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[2\] set_final_time.v(33) " "Info (10041): Inferred latch for \"secH\[2\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[3\] set_final_time.v(33) " "Info (10041): Inferred latch for \"secH\[3\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[0\] set_final_time.v(33) " "Info (10041): Inferred latch for \"secL\[0\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[1\] set_final_time.v(33) " "Info (10041): Inferred latch for \"secL\[1\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[2\] set_final_time.v(33) " "Info (10041): Inferred latch for \"secL\[2\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[3\] set_final_time.v(33) " "Info (10041): Inferred latch for \"secL\[3\]\" at set_final_time.v(33)" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_alarm hour_alarm:u_hour_alarm " "Info: Elaborating entity \"hour_alarm\" for hierarchy \"hour_alarm:u_hour_alarm\"" {  } { { "clockTest.v" "u_hour_alarm" { Text "D:/hhhhh/clockTest.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show show:u_show " "Info: Elaborating entity \"show\" for hierarchy \"show:u_show\"" {  } { { "clockTest.v" "u_show" { Text "D:/hhhhh/clockTest.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led0 show.v(27) " "Warning (10235): Verilog HDL Always Construct warning at show.v(27): variable \"led0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show.v" "" { Text "D:/hhhhh/show.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led1 show.v(33) " "Warning (10235): Verilog HDL Always Construct warning at show.v(33): variable \"led1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show.v" "" { Text "D:/hhhhh/show.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4p3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m4p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4p3 " "Info: Found entity 1: altsyncram_m4p3" {  } { { "db/altsyncram_m4p3.tdf" "" { Text "D:/hhhhh/db/altsyncram_m4p3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Info: Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "D:/hhhhh/db/mux_aoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/hhhhh/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Info: Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "D:/hhhhh/db/cntr_ubi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Info: Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "D:/hhhhh/db/cmpr_acc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Info: Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "D:/hhhhh/db/cntr_02j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Info: Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "D:/hhhhh/db/cntr_sbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "D:/hhhhh/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/hhhhh/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/hhhhh/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secH\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secH\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secH\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secH\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secL\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secL\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secL\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secL\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|hourL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|minL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secL\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secL\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secL\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secL\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secH\[3\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secH\[2\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secH\[1\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|secH\[0\] " "Warning: LATCH primitive \"set_final_time:u_set_final_time\|secH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/hhhhh/set_final_time.v" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_hourH\[0\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_hourH\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_hourH\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_hourH\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_hourH\[1\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_hourH\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_hourH\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_hourH\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_hourH\[2\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_hourH\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_hourH\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_hourH\[2\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_hourH\[3\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_hourH\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_hourH\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_hourH\[3\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_hourL\[1\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_hourL\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_hourL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_hourL\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_hourL\[2\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_hourL\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_hourL\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_hourL\[2\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_hourL\[3\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_hourL\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_hourL\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_hourL\[3\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_minH\[1\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_minH\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_minH\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_minH\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_minH\[2\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_minH\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_minH\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_minH\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_minH\[3\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_minH\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_minH\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_minH\[3\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_minL\[1\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_minL\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_minL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_minL\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_minL\[2\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_minL\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_minL\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_minL\[2\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_minL\[3\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_minL\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_minL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_minL\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_secH\[1\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_secH\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_secH\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_secH\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_secH\[2\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_secH\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_secH\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_secH\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_secH\[3\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_secH\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_secH\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_secH\[3\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_secL\[1\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_secL\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_secL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_secL\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_secL\[2\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_secL\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_secL\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_secL\[2\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_alarm:u_set_alarm\|alarm_secL\[3\] " "Warning: Latch set_alarm:u_set_alarm\|alarm_secL\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_alarm:u_set_alarm\|alarm_secL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_alarm:u_set_alarm\|alarm_secL\[0\]" {  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_alarm.v" "" { Text "D:/hhhhh/set_alarm.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "alarm_clocking.v" "" { Text "D:/hhhhh/alarm_clocking.v" 21 -1 0 } } { "hour_alarm.v" "" { Text "D:/hhhhh/hour_alarm.v" 13 -1 0 } } { "self_clocking.v" "" { Text "D:/hhhhh/self_clocking.v" 34 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "digital_tube_1\[7\] VCC " "Warning (13410): Pin \"digital_tube_1\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/hhhhh/clockTest.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digital_tube_2\[7\] VCC " "Warning (13410): Pin \"digital_tube_2\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/hhhhh/clockTest.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digital_tube_3\[7\] VCC " "Warning (13410): Pin \"digital_tube_3\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/hhhhh/clockTest.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digital_tube_4\[7\] VCC " "Warning (13410): Pin \"digital_tube_4\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/hhhhh/clockTest.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 85 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1391 " "Info: Implemented 1391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1301 " "Info: Implemented 1301 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "42 " "Info: Implemented 42 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 02 01:07:03 2008 " "Info: Processing ended: Wed Jan 02 01:07:03 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
