

================================================================
== Synthesis Summary Report of 'lenet5'
================================================================
+ General Information: 
    * Date:           Tue Jul  2 15:30:56 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        proj_lenet5
    * Solution:       zed (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+----------+-------------+-------------+-----+
    |                                         Modules                                        |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |            |          |             |             |     |
    |                                         & Loops                                        |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +----------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+----------+-------------+-------------+-----+
    |+ lenet5                                                                                |  Timing|  -1.27|   501432|  5.014e+06|         -|   501433|      -|        no|  423 (151%)|  71 (32%)|  17856 (16%)|  21561 (40%)|    -|
    | + Convolution2d_float_s                                                                |  Timing|  -1.27|   123079|  1.231e+06|         -|   123079|      -|        no|    48 (17%)|         -|    3642 (3%)|    2436 (4%)|    -|
    |  o VITIS_LOOP_94_1                                                                     |       -|   7.30|   123078|  1.231e+06|     20513|        -|      6|        no|           -|         -|            -|            -|    -|
    |   + Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3                       |       -|   0.08|      786|  7.860e+03|         -|      786|      -|        no|           -|         -|     34 (~0%)|    165 (~0%)|    -|
    |    o VITIS_LOOP_97_2_VITIS_LOOP_98_3                                                   |       -|   7.30|      784|  7.840e+03|         2|        1|    784|       yes|           -|         -|            -|            -|    -|
    |   + Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6                     |  Timing|  -1.27|    19722|  1.972e+05|         -|    19722|      -|        no|           -|         -|    2693 (2%)|    1699 (3%)|    -|
    |    o VITIS_LOOP_111_5_VITIS_LOOP_112_6                                                 |      II|   7.30|    19720|  1.972e+05|       146|       25|    784|       yes|           -|         -|            -|            -|    -|
    | + Pooling2dMax_float_1_0_1036831949u_1                                                 |       -|   0.19|     1193|  1.193e+04|         -|     1193|      -|        no|           -|   1 (~0%)|    1097 (1%)|    1234 (2%)|    -|
    |  o VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3                                     |       -|   7.30|     1191|  1.191e+04|        17|        1|   1176|       yes|           -|         -|            -|            -|    -|
    | + Convolution2d_float_1                                                                |       -|   0.04|    23153|  2.315e+05|         -|    23153|      -|        no|    96 (34%)|  60 (27%)|    9393 (8%)|  12328 (23%)|    -|
    |  o VITIS_LOOP_94_1                                                                     |       -|   7.30|    23152|  2.315e+05|      1447|        -|     16|        no|           -|         -|            -|            -|    -|
    |   + Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3                     |       -|   0.68|      102|  1.020e+03|         -|      102|      -|        no|           -|         -|     32 (~0%)|    167 (~0%)|    -|
    |    o VITIS_LOOP_97_2_VITIS_LOOP_98_3                                                   |       -|   7.30|      100|  1.000e+03|         2|        1|    100|       yes|           -|         -|            -|            -|    -|
    |   + Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6  |       -|   0.04|     1340|  1.340e+04|         -|     1340|      -|        no|    96 (34%)|  60 (27%)|    9249 (8%)|  11939 (22%)|    -|
    |    o VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6                                |      II|   7.30|     1338|  1.338e+04|       141|        2|    600|       yes|           -|         -|            -|            -|    -|
    | + Pooling2dMax_float_1_0_1036831949u_s                                                 |       -|   0.12|      417|  4.170e+03|         -|      417|      -|        no|           -|   1 (~0%)|    960 (~0%)|    1109 (2%)|    -|
    |  o VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3                                     |       -|   7.30|      415|  4.150e+03|        17|        1|    400|       yes|           -|         -|            -|            -|    -|
    | + lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2                                      |       -|   0.04|   288017|  2.880e+06|         -|   288017|      -|        no|   129 (46%)|   1 (~0%)|    502 (~0%)|    453 (~0%)|    -|
    |  o VITIS_LOOP_64_1_VITIS_LOOP_68_2                                                     |      II|   7.30|   288015|  2.880e+06|        22|        6|  48000|       yes|           -|         -|            -|            -|    -|
    | + lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26                                     |       -|   0.04|    60495|  6.050e+05|         -|    60495|      -|        no|    33 (11%)|         -|    552 (~0%)|     539 (1%)|    -|
    |  o VITIS_LOOP_64_1_VITIS_LOOP_68_2                                                     |      II|   7.30|    60493|  6.049e+05|        20|        6|  10080|       yes|           -|         -|            -|            -|    -|
    | + lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27                                     |  Timing|  -0.00|     5060|  5.060e+04|         -|     5060|      -|        no|     2 (~0%)|   1 (~0%)|    438 (~0%)|    393 (~0%)|    -|
    |  o VITIS_LOOP_64_1_VITIS_LOOP_68_2                                                     |      II|   7.30|     5058|  5.058e+04|        20|        6|    840|       yes|           -|         -|            -|            -|    -|
    +----------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_data | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                               |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | classes  | 0x10   | 32    | W      | Data signal of classes           |                                                          |
| s_axi_control | image_r  | 0x18   | 32    | W      | Data signal of image_r           |                                                          |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| classes  | inout     | float*        |
| image    | inout     | float const * |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| classes  | m_axi_data    | interface |          |                                   |
| classes  | s_axi_control | register  | offset   | name=classes offset=0x10 range=32 |
| image    | m_axi_data    | interface |          |                                   |
| image    | s_axi_control | interface | offset   |                                   |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------------+-----------+--------+-------+-------------------------------------------------------------------------------------------+
| HW Interface | Loop             | Direction | Length | Width | Location                                                                                  |
+--------------+------------------+-----------+--------+-------+-------------------------------------------------------------------------------------------+
| m_axi_data   | VITIS_LOOP_64_1  | write     | 10     | 32    | /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22       |
| m_axi_data   | VITIS_LOOP_116_8 | read      | 5      | 32    | /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43 |
+--------------+------------------+-----------+--------+-------+-------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop             | Problem                                                                                                             | Resolution | Location                                                                                  |
+--------------+----------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
| m_axi_data   | in_data  | VITIS_LOOP_115_7 | Stride is incompatible                                                                                              | 214-230    | /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:115:39 |
| m_axi_data   | classes  |                  | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22       |
| m_axi_data   | in_data  |                  | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43 |
+--------------+----------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                                                                  | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+---------------------------------------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| + lenet5                                                                              | 71  |        |              |      |         |         |
|  + Convolution2d_float_s                                                              | 0   |        |              |      |         |         |
|    add_ln94_2_fu_529_p2                                                               | -   |        | add_ln94_2   | add  | fabric  | 0       |
|    add_ln94_3_fu_535_p2                                                               | -   |        | add_ln94_3   | add  | fabric  | 0       |
|    add_ln94_fu_547_p2                                                                 | -   |        | add_ln94     | add  | fabric  | 0       |
|    add_ln123_fu_580_p2                                                                | -   |        | add_ln123    | add  | fabric  | 0       |
|    add_ln123_1_fu_591_p2                                                              | -   |        | add_ln123_1  | add  | fabric  | 0       |
|    add_ln123_2_fu_602_p2                                                              | -   |        | add_ln123_2  | add  | fabric  | 0       |
|    add_ln123_3_fu_612_p2                                                              | -   |        | add_ln123_3  | add  | fabric  | 0       |
|    add_ln123_4_fu_622_p2                                                              | -   |        | add_ln123_4  | add  | fabric  | 0       |
|    add_ln123_5_fu_632_p2                                                              | -   |        | add_ln123_5  | add  | fabric  | 0       |
|    add_ln123_6_fu_642_p2                                                              | -   |        | add_ln123_6  | add  | fabric  | 0       |
|    add_ln123_7_fu_652_p2                                                              | -   |        | add_ln123_7  | add  | fabric  | 0       |
|    add_ln123_8_fu_662_p2                                                              | -   |        | add_ln123_8  | add  | fabric  | 0       |
|    add_ln123_9_fu_672_p2                                                              | -   |        | add_ln123_9  | add  | fabric  | 0       |
|    add_ln123_10_fu_682_p2                                                             | -   |        | add_ln123_10 | add  | fabric  | 0       |
|    add_ln123_11_fu_692_p2                                                             | -   |        | add_ln123_11 | add  | fabric  | 0       |
|    add_ln123_12_fu_702_p2                                                             | -   |        | add_ln123_12 | add  | fabric  | 0       |
|    add_ln123_13_fu_712_p2                                                             | -   |        | add_ln123_13 | add  | fabric  | 0       |
|    add_ln123_14_fu_722_p2                                                             | -   |        | add_ln123_14 | add  | fabric  | 0       |
|    add_ln123_15_fu_732_p2                                                             | -   |        | add_ln123_15 | add  | fabric  | 0       |
|    add_ln123_16_fu_742_p2                                                             | -   |        | add_ln123_16 | add  | fabric  | 0       |
|    add_ln123_17_fu_752_p2                                                             | -   |        | add_ln123_17 | add  | fabric  | 0       |
|    add_ln123_18_fu_762_p2                                                             | -   |        | add_ln123_18 | add  | fabric  | 0       |
|    add_ln123_19_fu_772_p2                                                             | -   |        | add_ln123_19 | add  | fabric  | 0       |
|    add_ln123_20_fu_782_p2                                                             | -   |        | add_ln123_20 | add  | fabric  | 0       |
|    add_ln123_21_fu_792_p2                                                             | -   |        | add_ln123_21 | add  | fabric  | 0       |
|    add_ln123_22_fu_802_p2                                                             | -   |        | add_ln123_22 | add  | fabric  | 0       |
|    add_ln123_23_fu_812_p2                                                             | -   |        | add_ln123_23 | add  | fabric  | 0       |
|   + Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3                      | 0   |        |              |      |         |         |
|     add_ln97_fu_105_p2                                                                | -   |        | add_ln97     | add  | fabric  | 0       |
|     add_ln101_fu_147_p2                                                               | -   |        | add_ln101    | add  | fabric  | 0       |
|     add_ln82_fu_167_p2                                                                | -   |        | add_ln82     | add  | fabric  | 0       |
|     add_ln82_1_fu_176_p2                                                              | -   |        | add_ln82_1   | add  | fabric  | 0       |
|     add_ln98_fu_128_p2                                                                | -   |        | add_ln98     | add  | fabric  | 0       |
|   + Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6                    | 0   |        |              |      |         |         |
|     mul46_0_fu_627_p2                                                                 | -   |        | mul46_0      | sub  | fabric  | 0       |
|     add_ln111_1_fu_507_p2                                                             | -   |        | add_ln111_1  | add  | fabric  | 0       |
|     add_ln111_fu_516_p2                                                               | -   |        | add_ln111    | add  | fabric  | 0       |
|     mul46_0_mid1_fu_655_p2                                                            | -   |        | mul46_0_mid1 | sub  | fabric  | 0       |
|     empty_95_fu_558_p2                                                                | -   |        | empty_95     | add  | fabric  | 0       |
|     empty_97_fu_690_p2                                                                | -   |        | empty_97     | add  | fabric  | 0       |
|     empty_98_fu_708_p2                                                                | -   |        | empty_98     | add  | fabric  | 0       |
|     empty_100_fu_772_p2                                                               | -   |        | empty_100    | add  | fabric  | 0       |
|     empty_101_fu_789_p2                                                               | -   |        | empty_101    | add  | fabric  | 0       |
|     empty_103_fu_811_p2                                                               | -   |        | empty_103    | add  | fabric  | 0       |
|     empty_104_fu_878_p2                                                               | -   |        | empty_104    | add  | fabric  | 0       |
|     empty_106_fu_827_p2                                                               | -   |        | empty_106    | add  | fabric  | 0       |
|     empty_107_fu_939_p2                                                               | -   |        | empty_107    | add  | fabric  | 0       |
|     add_ln114_fu_726_p2                                                               | -   |        | add_ln114    | add  | fabric  | 0       |
|     add_ln114_1_fu_735_p2                                                             | -   |        | add_ln114_1  | add  | fabric  | 0       |
|     add_ln112_fu_574_p2                                                               | -   |        | add_ln112    | add  | fabric  | 0       |
|  + Pooling2dMax_float_1_0_1036831949u_1                                               | 1   |        |              |      |         |         |
|    empty_fu_459_p2                                                                    | -   |        | empty        | sub  | fabric  | 0       |
|    empty_81_fu_468_p2                                                                 | -   |        | empty_81     | add  | fabric  | 0       |
|    sub_ln100_fu_498_p2                                                                | -   |        | sub_ln100    | sub  | fabric  | 0       |
|    empty_83_fu_526_p2                                                                 | -   |        | empty_83     | sub  | fabric  | 0       |
|    empty_85_fu_561_p2                                                                 | -   |        | empty_85     | sub  | fabric  | 0       |
|    add_ln96_1_fu_251_p2                                                               | -   |        | add_ln96_1   | add  | fabric  | 0       |
|    add_ln96_fu_260_p2                                                                 | -   |        | add_ln96     | add  | fabric  | 0       |
|    p_mid121_fu_589_p2                                                                 | -   |        | p_mid121     | sub  | fabric  | 0       |
|    mac_muladd_3ns_10ns_5ns_12_4_1_U49                                                 | 1   |        | mul_ln97     | mul  | dsp     | 3       |
|    sub_ln100_1_fu_626_p2                                                              | -   |        | sub_ln100_1  | sub  | fabric  | 0       |
|    add_ln97_fu_401_p2                                                                 | -   |        | add_ln97     | add  | fabric  | 0       |
|    add_ln97_1_fu_407_p2                                                               | -   |        | add_ln97_1   | add  | fabric  | 0       |
|    p_mid1_fu_656_p2                                                                   | -   |        | p_mid1       | add  | fabric  | 0       |
|    sub_ln100_2_fu_686_p2                                                              | -   |        | sub_ln100_2  | sub  | fabric  | 0       |
|    p_mid15_fu_721_p2                                                                  | -   |        | p_mid15      | sub  | fabric  | 0       |
|    p_mid19_fu_767_p2                                                                  | -   |        | p_mid19      | sub  | fabric  | 0       |
|    mac_muladd_3ns_10ns_5ns_12_4_1_U49                                                 | 1   |        | empty_89     | add  | dsp     | 3       |
|    add_ln106_fu_787_p2                                                                | -   |        | add_ln106    | add  | fabric  | 0       |
|    add_ln106_1_fu_809_p2                                                              | -   |        | add_ln106_1  | add  | fabric  | 0       |
|    add_ln113_fu_834_p2                                                                | -   |        | add_ln113    | add  | fabric  | 0       |
|    add_ln98_fu_359_p2                                                                 | -   |        | add_ln98     | add  | fabric  | 0       |
|    add_ln98_1_fu_365_p2                                                               | -   |        | add_ln98_1   | add  | fabric  | 0       |
|    add_ln97_2_fu_284_p2                                                               | -   |        | add_ln97_2   | add  | fabric  | 0       |
|  + Convolution2d_float_1                                                              | 60  |        |              |      |         |         |
|    add_ln94_1_fu_94_p2                                                                | -   |        | add_ln94_1   | add  | fabric  | 0       |
|    add_ln94_fu_106_p2                                                                 | -   |        | add_ln94     | add  | fabric  | 0       |
|    mul_4ns_8ns_11_1_1_U91                                                             | -   |        | mul_ln96     | mul  | auto    | 0       |
|   + Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3                    | 0   |        |              |      |         |         |
|     add_ln97_fu_105_p2                                                                | -   |        | add_ln97     | add  | fabric  | 0       |
|     add_ln101_fu_117_p2                                                               | -   |        | add_ln101    | add  | fabric  | 0       |
|     add_ln82_fu_153_p2                                                                | -   |        | add_ln82     | add  | tadder  | 0       |
|     add_ln82_1_fu_159_p2                                                              | -   |        | add_ln82_1   | add  | tadder  | 0       |
|     add_ln98_fu_165_p2                                                                | -   |        | add_ln98     | add  | fabric  | 0       |
|   + Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 | 60  |        |              |      |         |         |
|     tmp1_0_fu_1096_p2                                                                 | -   |        | tmp1_0       | sub  | fabric  | 0       |
|     tmp_1_fu_1102_p2                                                                  | -   |        | tmp_1        | add  | fabric  | 0       |
|     tmp1_1_fu_1131_p2                                                                 | -   |        | tmp1_1       | sub  | fabric  | 0       |
|     tmp_2_fu_1137_p2                                                                  | -   |        | tmp_2        | add  | fabric  | 0       |
|     tmp1_2_fu_1162_p2                                                                 | -   |        | tmp1_2       | sub  | fabric  | 0       |
|     tmp_3_fu_1329_p2                                                                  | -   |        | tmp_3        | add  | fabric  | 0       |
|     tmp1_3_fu_1354_p2                                                                 | -   |        | tmp1_3       | sub  | fabric  | 0       |
|     tmp_4_fu_1360_p2                                                                  | -   |        | tmp_4        | add  | fabric  | 0       |
|     tmp1_4_fu_1385_p2                                                                 | -   |        | tmp1_4       | sub  | fabric  | 0       |
|     add_ln114_2_fu_862_p2                                                             | -   |        | add_ln114_2  | add  | fabric  | 0       |
|     add_ln110_25_fu_874_p2                                                            | -   |        | add_ln110_25 | add  | fabric  | 0       |
|     add_ln110_fu_889_p2                                                               | -   |        | add_ln110    | add  | fabric  | 0       |
|     mac_muladd_3ns_8ns_4ns_10_4_1_U82                                                 | 1   |        | mul_ln110    | mul  | dsp     | 3       |
|     mac_muladd_3ns_5ns_12ns_12_4_1_U83                                                | 1   |        | mul_ln110_1  | mul  | dsp     | 3       |
|     mac_muladd_3ns_5ns_12ns_12_4_1_U83                                                | 1   |        | add_ln110_26 | add  | dsp     | 3       |
|     add_ln110_1_fu_1615_p2                                                            | -   |        | add_ln110_1  | add  | fabric  | 0       |
|     add_ln110_2_fu_1625_p2                                                            | -   |        | add_ln110_2  | add  | fabric  | 0       |
|     add_ln110_3_fu_1635_p2                                                            | -   |        | add_ln110_3  | add  | fabric  | 0       |
|     add_ln110_4_fu_1645_p2                                                            | -   |        | add_ln110_4  | add  | fabric  | 0       |
|     add_ln110_5_fu_1655_p2                                                            | -   |        | add_ln110_5  | add  | fabric  | 0       |
|     add_ln110_6_fu_1665_p2                                                            | -   |        | add_ln110_6  | add  | fabric  | 0       |
|     add_ln110_7_fu_1675_p2                                                            | -   |        | add_ln110_7  | add  | fabric  | 0       |
|     add_ln110_8_fu_1685_p2                                                            | -   |        | add_ln110_8  | add  | fabric  | 0       |
|     add_ln110_9_fu_1695_p2                                                            | -   |        | add_ln110_9  | add  | fabric  | 0       |
|     add_ln110_10_fu_1705_p2                                                           | -   |        | add_ln110_10 | add  | fabric  | 0       |
|     add_ln110_11_fu_1715_p2                                                           | -   |        | add_ln110_11 | add  | fabric  | 0       |
|     add_ln110_12_fu_1725_p2                                                           | -   |        | add_ln110_12 | add  | fabric  | 0       |
|     add_ln110_13_fu_1735_p2                                                           | -   |        | add_ln110_13 | add  | fabric  | 0       |
|     add_ln110_14_fu_1853_p2                                                           | -   |        | add_ln110_14 | add  | fabric  | 0       |
|     add_ln110_15_fu_1863_p2                                                           | -   |        | add_ln110_15 | add  | fabric  | 0       |
|     add_ln110_16_fu_1873_p2                                                           | -   |        | add_ln110_16 | add  | fabric  | 0       |
|     add_ln110_17_fu_1883_p2                                                           | -   |        | add_ln110_17 | add  | fabric  | 0       |
|     add_ln110_18_fu_1893_p2                                                           | -   |        | add_ln110_18 | add  | fabric  | 0       |
|     add_ln110_19_fu_1903_p2                                                           | -   |        | add_ln110_19 | add  | fabric  | 0       |
|     add_ln110_20_fu_1913_p2                                                           | -   |        | add_ln110_20 | add  | fabric  | 0       |
|     add_ln110_21_fu_1923_p2                                                           | -   |        | add_ln110_21 | add  | fabric  | 0       |
|     add_ln110_22_fu_1933_p2                                                           | -   |        | add_ln110_22 | add  | fabric  | 0       |
|     add_ln110_23_fu_1943_p2                                                           | -   |        | add_ln110_23 | add  | fabric  | 0       |
|     add_ln110_24_fu_1953_p2                                                           | -   |        | add_ln110_24 | add  | fabric  | 0       |
|     tmp_1_dup_fu_947_p2                                                               | -   |        | tmp_1_dup    | add  | fabric  | 0       |
|     tmp1_0_mid1_fu_1203_p2                                                            | -   |        | tmp1_0_mid1  | sub  | fabric  | 0       |
|     tmp_1_mid1_fu_1220_p2                                                             | -   |        | tmp_1_mid1   | add  | fabric  | 0       |
|     tmp1_1_mid1_fu_1249_p2                                                            | -   |        | tmp1_1_mid1  | sub  | fabric  | 0       |
|     tmp_2_mid1_fu_1266_p2                                                             | -   |        | tmp_2_mid1   | add  | fabric  | 0       |
|     tmp1_2_mid1_fu_1291_p2                                                            | -   |        | tmp1_2_mid1  | sub  | fabric  | 0       |
|     tmp_3_mid1_fu_1409_p2                                                             | -   |        | tmp_3_mid1   | add  | fabric  | 0       |
|     tmp1_3_mid1_fu_1434_p2                                                            | -   |        | tmp1_3_mid1  | sub  | fabric  | 0       |
|     tmp_4_mid1_fu_1451_p2                                                             | -   |        | tmp_4_mid1   | add  | fabric  | 0       |
|     tmp1_4_mid1_fu_1476_p2                                                            | -   |        | tmp1_4_mid1  | sub  | fabric  | 0       |
|     add_ln114_4_fu_987_p2                                                             | -   |        | add_ln114_4  | add  | fabric  | 0       |
|     mac_muladd_3ns_8ns_4ns_10_4_1_U82                                                 | 1   |        | add_ln114    | add  | dsp     | 3       |
|     add_ln127_fu_1311_p2                                                              | -   |        | add_ln127    | add  | fabric  | 0       |
|     add_ln127_1_fu_1497_p2                                                            | -   |        | add_ln127_1  | add  | fabric  | 0       |
|     add_ln127_2_fu_1507_p2                                                            | -   |        | add_ln127_2  | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U70                                                 | 3   |        | mul_0_2      | fmul | maxdsp  | 3       |
|     add_ln127_3_fu_1517_p2                                                            | -   |        | add_ln127_3  | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U71                                                 | 3   |        | mul_0_3      | fmul | maxdsp  | 3       |
|     add_ln127_4_fu_1527_p2                                                            | -   |        | add_ln127_4  | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U72                                                 | 3   |        | mul_0_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U58                                                | 2   |        | accum_1_0_4  | fadd | fulldsp | 4       |
|     add_ln127_5_fu_1317_p2                                                            | -   |        | add_ln127_5  | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U73                                                 | 3   |        | mul_1        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U58                                                | 2   |        | accum_1_1    | fadd | fulldsp | 4       |
|     add_ln127_6_fu_1541_p2                                                            | -   |        | add_ln127_6  | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U74                                                 | 3   |        | mul_1_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U59                                                | 2   |        | accum_1_1_1  | fadd | fulldsp | 4       |
|     add_ln127_7_fu_1551_p2                                                            | -   |        | add_ln127_7  | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U75                                                 | 3   |        | mul_1_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U59                                                | 2   |        | accum_1_1_2  | fadd | fulldsp | 4       |
|     add_ln127_8_fu_1561_p2                                                            | -   |        | add_ln127_8  | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U76                                                 | 3   |        | mul_1_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U60                                                | 2   |        | accum_1_1_3  | fadd | fulldsp | 4       |
|     add_ln127_9_fu_1571_p2                                                            | -   |        | add_ln127_9  | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U77                                                 | 3   |        | mul_1_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U60                                                | 2   |        | accum_1_1_4  | fadd | fulldsp | 4       |
|     add_ln127_10_fu_1323_p2                                                           | -   |        | add_ln127_10 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U78                                                 | 3   |        | mul_2        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U61                                                | 2   |        | accum_1_2    | fadd | fulldsp | 4       |
|     add_ln127_11_fu_1585_p2                                                           | -   |        | add_ln127_11 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U79                                                 | 3   |        | mul_2_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U61                                                | 2   |        | accum_1_2_1  | fadd | fulldsp | 4       |
|     add_ln127_12_fu_1595_p2                                                           | -   |        | add_ln127_12 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U80                                                 | 3   |        | mul_2_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U62                                                | 2   |        | accum_1_2_2  | fadd | fulldsp | 4       |
|     add_ln127_13_fu_1745_p2                                                           | -   |        | add_ln127_13 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U81                                                 | 3   |        | mul_2_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U62                                                | 2   |        | accum_1_2_3  | fadd | fulldsp | 4       |
|     add_ln127_14_fu_1755_p2                                                           | -   |        | add_ln127_14 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U70                                                 | 3   |        | mul_2_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U63                                                | 2   |        | accum_1_2_4  | fadd | fulldsp | 4       |
|     add_ln127_15_fu_1605_p2                                                           | -   |        | add_ln127_15 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U71                                                 | 3   |        | mul_3        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U63                                                | 2   |        | accum_1_3    | fadd | fulldsp | 4       |
|     add_ln127_16_fu_1769_p2                                                           | -   |        | add_ln127_16 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U72                                                 | 3   |        | mul_3_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U64                                                | 2   |        | accum_1_3_1  | fadd | fulldsp | 4       |
|     add_ln127_17_fu_1779_p2                                                           | -   |        | add_ln127_17 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U73                                                 | 3   |        | mul_3_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U64                                                | 2   |        | accum_1_3_2  | fadd | fulldsp | 4       |
|     add_ln127_18_fu_1789_p2                                                           | -   |        | add_ln127_18 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U74                                                 | 3   |        | mul_3_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U65                                                | 2   |        | accum_1_3_3  | fadd | fulldsp | 4       |
|     add_ln127_19_fu_1799_p2                                                           | -   |        | add_ln127_19 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U75                                                 | 3   |        | mul_3_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U65                                                | 2   |        | accum_1_3_4  | fadd | fulldsp | 4       |
|     add_ln127_20_fu_1610_p2                                                           | -   |        | add_ln127_20 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U76                                                 | 3   |        | mul_4        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U66                                                | 2   |        | accum_1_4    | fadd | fulldsp | 4       |
|     add_ln127_21_fu_1813_p2                                                           | -   |        | add_ln127_21 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U77                                                 | 3   |        | mul_4_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U66                                                | 2   |        | accum_1_4_1  | fadd | fulldsp | 4       |
|     add_ln127_22_fu_1823_p2                                                           | -   |        | add_ln127_22 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U78                                                 | 3   |        | mul_4_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U67                                                | 2   |        | accum_1_4_2  | fadd | fulldsp | 4       |
|     add_ln127_23_fu_1833_p2                                                           | -   |        | add_ln127_23 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U79                                                 | 3   |        | mul_4_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U67                                                | 2   |        | accum_1_4_3  | fadd | fulldsp | 4       |
|     add_ln127_24_fu_1843_p2                                                           | -   |        | add_ln127_24 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U80                                                 | 3   |        | mul_4_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U68                                                | 2   |        | accum_1_4_4  | fadd | fulldsp | 4       |
|     add_ln114_3_fu_1063_p2                                                            | -   |        | add_ln114_3  | add  | tadder  | 0       |
|     add_ln114_1_fu_1068_p2                                                            | -   |        | add_ln114_1  | add  | tadder  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U68                                                | 2   |        | add          | fadd | fulldsp | 4       |
|     add_ln112_fu_1009_p2                                                              | -   |        | add_ln112    | add  | fabric  | 0       |
|     add_ln111_fu_1015_p2                                                              | -   |        | add_ln111    | add  | fabric  | 0       |
|  + Pooling2dMax_float_1_0_1036831949u_s                                               | 1   |        |              |      |         |         |
|    tmp_fu_342_p2                                                                      | -   |        | tmp          | add  | fabric  | 0       |
|    empty_90_fu_352_p2                                                                 | -   |        | empty_90     | add  | fabric  | 0       |
|    add_ln96_2_fu_255_p2                                                               | -   |        | add_ln96_2   | add  | fabric  | 0       |
|    add_ln96_fu_264_p2                                                                 | -   |        | add_ln96     | add  | fabric  | 0       |
|    mac_muladd_5ns_7ns_4ns_11_4_1_U104                                                 | 1   |        | mul_ln97     | mul  | dsp     | 3       |
|    p_mid138_fu_402_p2                                                                 | -   |        | p_mid138     | add  | fabric  | 0       |
|    add_ln97_fu_432_p2                                                                 | -   |        | add_ln97     | add  | fabric  | 0       |
|    add_ln97_2_fu_492_p2                                                               | -   |        | add_ln97_2   | add  | fabric  | 0       |
|    tmp_mid1_fu_442_p2                                                                 | -   |        | tmp_mid1     | add  | fabric  | 0       |
|    p_mid1_fu_452_p2                                                                   | -   |        | p_mid1       | add  | fabric  | 0       |
|    mac_muladd_5ns_7ns_4ns_11_4_1_U104                                                 | 1   |        | empty_94     | add  | dsp     | 3       |
|    add_ln106_3_fu_723_p2                                                              | -   |        | add_ln106_3  | add  | tadder  | 0       |
|    add_ln106_fu_728_p2                                                                | -   |        | add_ln106    | add  | tadder  | 0       |
|    add_ln106_4_fu_734_p2                                                              | -   |        | add_ln106_4  | add  | tadder  | 0       |
|    add_ln106_2_fu_739_p2                                                              | -   |        | add_ln106_2  | add  | tadder  | 0       |
|    add_ln100_fu_539_p2                                                                | -   |        | add_ln100    | add  | fabric  | 0       |
|    add_ln100_1_fu_548_p2                                                              | -   |        | add_ln100_1  | add  | fabric  | 0       |
|    add_ln98_fu_554_p2                                                                 | -   |        | add_ln98     | add  | fabric  | 0       |
|    add_ln98_2_fu_560_p2                                                               | -   |        | add_ln98_2   | add  | fabric  | 0       |
|    add_ln97_3_fu_292_p2                                                               | -   |        | add_ln97_3   | add  | fabric  | 0       |
|  + lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2                                    | 1   |        |              |      |         |         |
|    add_ln64_fu_168_p2                                                                 | -   |        | add_ln64     | add  | fabric  | 0       |
|    o_2_fu_180_p2                                                                      | -   |        | o_2          | add  | fabric  | 0       |
|    mac_muladd_7ns_9ns_9ns_16_4_1_U111                                                 | 1   |        | mul_ln64     | mul  | dsp     | 3       |
|    mac_muladd_7ns_9ns_9ns_16_4_1_U111                                                 | 1   |        | add_ln70     | add  | dsp     | 3       |
|    i_2_fu_217_p2                                                                      | -   |        | i_2          | add  | fabric  | 0       |
|  + lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26                                   | 0   |        |              |      |         |         |
|    empty_fu_185_p2                                                                    | -   |        | empty        | sub  | fabric  | 0       |
|    add_ln64_2_fu_197_p2                                                               | -   |        | add_ln64_2   | add  | fabric  | 0       |
|    add_ln64_fu_206_p2                                                                 | -   |        | add_ln64     | add  | fabric  | 0       |
|    p_mid1_fu_254_p2                                                                   | -   |        | p_mid1       | sub  | fabric  | 0       |
|    add_ln70_fu_277_p2                                                                 | -   |        | add_ln70     | add  | fabric  | 0       |
|    i_1_fu_283_p2                                                                      | -   |        | i_1          | add  | fabric  | 0       |
|  + lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27                                   | 1   |        |              |      |         |         |
|    add_ln64_fu_187_p2                                                                 | -   |        | add_ln64     | add  | fabric  | 0       |
|    add_ln64_1_fu_199_p2                                                               | -   |        | add_ln64_1   | add  | fabric  | 0       |
|    mac_muladd_4ns_7ns_7ns_10_4_1_U126                                                 | 1   |        | mul_ln68     | mul  | dsp     | 3       |
|    mac_muladd_4ns_7ns_7ns_10_4_1_U126                                                 | 1   |        | add_ln70     | add  | dsp     | 3       |
|    add_ln68_fu_236_p2                                                                 | -   |        | add_ln68     | add  | fabric  | 0       |
+---------------------------------------------------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------------------------------------+------+------+--------+--------------+---------+------+---------+
| Name                                                                                  | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+---------------------------------------------------------------------------------------+------+------+--------+--------------+---------+------+---------+
| + lenet5                                                                              | 423  | 0    |        |              |         |      |         |
|   p1_out_data_U                                                                       | 12   | -    |        | p1_out_data  | rom_np  | auto | 1       |
|   c1_out_data_U                                                                       | 48   | -    |        | c1_out_data  | rom_np  | auto | 1       |
|   c2_out_data_U                                                                       | 12   | -    |        | c2_out_data  | rom_np  | auto | 1       |
|   p2_out_data_U                                                                       | 1    | -    |        | p2_out_data  | ram_1p  | auto | 1       |
|   f1_out_data_U                                                                       | 1    | -    |        | f1_out_data  | ram_1p  | auto | 1       |
|   f2_out_data_U                                                                       | 1    | -    |        | f2_out_data  | ram_1p  | auto | 1       |
|  + Convolution2d_float_s                                                              | 48   | 0    |        |              |         |      |         |
|    conv1_bias_U                                                                       | -    | -    |        | conv1_bias   | rom_1p  | auto | 1       |
|    conv1_weight_U                                                                     | 48   | -    |        | conv1_weight | rom_np  | auto | 1       |
|  + Convolution2d_float_1                                                              | 96   | 0    |        |              |         |      |         |
|    conv2_bias_U                                                                       | -    | -    |        | conv2_bias   | rom_1p  | auto | 1       |
|   + Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 | 96   | 0    |        |              |         |      |         |
|     conv2_weight_U                                                                    | 96   | -    |        | conv2_weight | rom_np  | auto | 1       |
|  + lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2                                    | 129  | 0    |        |              |         |      |         |
|    fc1_bias_U                                                                         | 1    | -    |        | fc1_bias     | rom_1p  | auto | 1       |
|    fc1_weight_U                                                                       | 128  | -    |        | fc1_weight   | rom_1p  | auto | 1       |
|  + lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26                                   | 33   | 0    |        |              |         |      |         |
|    fc2_bias_U                                                                         | 1    | -    |        | fc2_bias     | rom_1p  | auto | 1       |
|    fc2_weight_U                                                                       | 32   | -    |        | fc2_weight   | rom_1p  | auto | 1       |
|  + lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27                                   | 2    | 0    |        |              |         |      |         |
|    fc3_bias_U                                                                         | -    | -    |        | fc3_bias     | rom_1p  | auto | 1       |
|    fc3_weight_U                                                                       | 2    | -    |        | fc3_weight   | rom_1p  | auto | 1       |
+---------------------------------------------------------------------------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Type      | Options                                                    | Location                                                                                                 |
+-----------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| inline    | off                                                        | /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/activation_relu.hpp:49 in activationrelu |
| interface | m_axi depth=10 port = classes offset = slave bundle = data | /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:44 in lenet5                 |
| interface | m_axi depth=1024 port = image offset = slave bundle = data | /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:48 in lenet5                 |
| interface | s_axilite port = return register                           | /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:52 in lenet5                 |
| inline    | off                                                        | /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:54 in lenet5                 |
+-----------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


