Timing Violation Report Min Delay Analysis

SmartTime Version v12.2
Microsemi Corporation - Microsemi Libero Software Release v12.2 (Version 12.700.0.21)
Date: Sat Nov  9 08:24:18 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[13]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[13]:D
  Delay (ns):              0.178
  Slack (ns):              0.038
  Arrival (ns):            7.991
  Required (ns):           7.953

Path 2
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[22]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[22]:D
  Delay (ns):              0.180
  Slack (ns):              0.040
  Arrival (ns):            7.993
  Required (ns):           7.953

Path 3
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][77]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[239]:D
  Delay (ns):              0.182
  Slack (ns):              0.041
  Arrival (ns):            8.002
  Required (ns):           7.961

Path 4
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][141]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[237]:D
  Delay (ns):              0.182
  Slack (ns):              0.042
  Arrival (ns):            8.009
  Required (ns):           7.967

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
  Delay (ns):              0.182
  Slack (ns):              0.044
  Arrival (ns):            7.980
  Required (ns):           7.936

Path 6
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wdata_o[57]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[67]:D
  Delay (ns):              0.186
  Slack (ns):              0.045
  Arrival (ns):            8.011
  Required (ns):           7.966

Path 7
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[29]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[29]:D
  Delay (ns):              0.190
  Slack (ns):              0.047
  Arrival (ns):            8.011
  Required (ns):           7.964

Path 8
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[9]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_27/s0:D
  Delay (ns):              0.186
  Slack (ns):              0.048
  Arrival (ns):            3.784
  Required (ns):           3.736

Path 9
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[162]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[162]:D
  Delay (ns):              0.187
  Slack (ns):              0.048
  Arrival (ns):            8.007
  Required (ns):           7.959

Path 10
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[18]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[49]:D
  Delay (ns):              0.191
  Slack (ns):              0.051
  Arrival (ns):            8.025
  Required (ns):           7.974

Path 11
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[8]:SLn
  Delay (ns):              0.151
  Slack (ns):              0.051
  Arrival (ns):            7.958
  Required (ns):           7.907

Path 12
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[188]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[188]:D
  Delay (ns):              0.188
  Slack (ns):              0.052
  Arrival (ns):            8.007
  Required (ns):           7.955

Path 13
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[34]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_load_r[3]:D
  Delay (ns):              0.192
  Slack (ns):              0.053
  Arrival (ns):            7.989
  Required (ns):           7.936

Path 14
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[15]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[46]:D
  Delay (ns):              0.193
  Slack (ns):              0.053
  Arrival (ns):            8.027
  Required (ns):           7.974

Path 15
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wdata_o[36]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[46]:D
  Delay (ns):              0.192
  Slack (ns):              0.053
  Arrival (ns):            8.014
  Required (ns):           7.961

Path 16
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[10]:SLn
  Delay (ns):              0.200
  Slack (ns):              0.053
  Arrival (ns):            8.021
  Required (ns):           7.968

Path 17
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[2]:SLn
  Delay (ns):              0.201
  Slack (ns):              0.054
  Arrival (ns):            8.022
  Required (ns):           7.968

Path 18
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[15]:SLn
  Delay (ns):              0.202
  Slack (ns):              0.055
  Arrival (ns):            8.023
  Required (ns):           7.968

Path 19
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[7]:SLn
  Delay (ns):              0.202
  Slack (ns):              0.055
  Arrival (ns):            8.023
  Required (ns):           7.968

Path 20
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[7]:D
  Delay (ns):              0.204
  Slack (ns):              0.062
  Arrival (ns):            8.037
  Required (ns):           7.975

Path 21
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[26]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pause_sent:D
  Delay (ns):              0.201
  Slack (ns):              0.062
  Arrival (ns):            8.001
  Required (ns):           7.939

Path 22
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[27]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[27]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.955
  Required (ns):           7.892

Path 23
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[25]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[25]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.926
  Required (ns):           7.863

Path 24
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[96]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[96]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.952
  Required (ns):           7.889

Path 25
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.929
  Required (ns):           7.866

Path 26
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[116]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[116]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.758
  Required (ns):           3.694

Path 27
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[4]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.762
  Required (ns):           3.698

Path 28
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][18]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.741
  Required (ns):           3.677

Path 29
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_95/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_95/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.755
  Required (ns):           3.691

Path 30
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[89]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[89]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.742
  Required (ns):           3.678

Path 31
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[12]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.945
  Required (ns):           7.881

Path 32
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[33]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_odt_p1_r1[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.930
  Required (ns):           7.866

Path 33
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[49]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_odt_p0_r1[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.939
  Required (ns):           7.875

Path 34
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[21].data_shifter[21][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[20].data_shifter[20][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.945
  Required (ns):           7.881

Path 35
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[25].data_shifter[25][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[24].data_shifter[24][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.945
  Required (ns):           7.881

Path 36
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[30].data_shifter[30][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[29].data_shifter[29][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.945
  Required (ns):           7.881

Path 37
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[33].data_shifter[33][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[32].data_shifter[32][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.932
  Required (ns):           7.868

Path 38
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_406/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][300]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.953
  Required (ns):           7.889

Path 39
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[5]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.947
  Required (ns):           7.883

Path 40
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.941
  Required (ns):           7.877

Path 41
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.938
  Required (ns):           7.874

Path 42
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[44]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[13]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.929
  Required (ns):           7.864

Path 43
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[14]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[14]:D
  Delay (ns):              0.207
  Slack (ns):              0.065
  Arrival (ns):            8.040
  Required (ns):           7.975

Path 44
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[14]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.721
  Required (ns):           3.656

Path 45
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[8].data_shifter[8][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[7].data_shifter[7][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.763
  Required (ns):           3.698

Path 46
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[39]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[39]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.744
  Required (ns):           3.679

Path 47
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[17]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.938
  Required (ns):           7.873

Path 48
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[9]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.945
  Required (ns):           7.880

Path 49
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            7.947
  Required (ns):           7.882

Path 50
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/r_valid_sh[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/r_valid_sh[2]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.953
  Required (ns):           7.888

Path 51
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p3_po_r2[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][4]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.940
  Required (ns):           7.875

Path 52
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10I[19]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/holdDat[50]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.966
  Required (ns):           7.900

Path 53
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.729
  Required (ns):           3.663

Path 54
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[25]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[25]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.762
  Required (ns):           3.696

Path 55
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[30]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[30]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.762
  Required (ns):           3.696

Path 56
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[23]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[23]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.946
  Required (ns):           7.880

Path 57
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.947
  Required (ns):           7.881

Path 58
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state[5]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.928
  Required (ns):           7.862

Path 59
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_278/d2[95]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/l_req_tag_int[48]:D
  Delay (ns):              0.208
  Slack (ns):              0.066
  Arrival (ns):            8.026
  Required (ns):           7.960

Path 60
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_287/s1:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/gen_dc_level.wr_addr[7]:SLn
  Delay (ns):              0.231
  Slack (ns):              0.066
  Arrival (ns):            8.056
  Required (ns):           7.990

Path 61
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg1[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[2]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.940
  Required (ns):           7.874

Path 62
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[114]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[114]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.961
  Required (ns):           7.895

Path 63
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[119]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r1[9]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.948
  Required (ns):           7.882

Path 64
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[14].data_shifter[14][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[13].data_shifter[13][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.942
  Required (ns):           7.876

Path 65
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[26].data_shifter[26][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[25].data_shifter[25][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.947
  Required (ns):           7.881

Path 66
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p2_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p2_po_r2[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.956
  Required (ns):           7.890

Path 67
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r1[9]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[9]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.949
  Required (ns):           7.883

Path 68
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/dfi_rddata_w0_i[57]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_540/dfi_rddata_w0_r[57]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.961
  Required (ns):           7.895

Path 69
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[5]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.729
  Required (ns):           3.662

Path 70
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[110]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[110]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.759
  Required (ns):           3.692

Path 71
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][10]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.751
  Required (ns):           3.684

Path 72
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.757
  Required (ns):           3.690

Path 73
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[1]:D
  Delay (ns):              0.171
  Slack (ns):              0.067
  Arrival (ns):            3.785
  Required (ns):           3.718

Path 74
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i[17]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w2_r[17]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.737
  Required (ns):           3.670

Path 75
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[18]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[18]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            7.938
  Required (ns):           7.871

Path 76
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.957
  Required (ns):           7.890

Path 77
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_279/MSC_i_281/MSC_i_283/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_279/MSC_i_281/MSC_i_283/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.948
  Required (ns):           7.881

Path 78
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_287/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_287/s1:D
  Delay (ns):              0.180
  Slack (ns):              0.067
  Arrival (ns):            8.017
  Required (ns):           7.950

Path 79
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_287/s1:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/gen_dc_level.wr_addr[5]:SLn
  Delay (ns):              0.232
  Slack (ns):              0.067
  Arrival (ns):            8.057
  Required (ns):           7.990

Path 80
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_287/s1:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/gen_dc_level.wr_addr[6]:SLn
  Delay (ns):              0.232
  Slack (ns):              0.067
  Arrival (ns):            8.057
  Required (ns):           7.990

Path 81
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[4].data_shifter[4][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[3].data_shifter[3][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.955
  Required (ns):           7.888

Path 82
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[8].data_shifter[8][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[7].data_shifter[7][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.943
  Required (ns):           7.876

Path 83
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.953
  Required (ns):           7.886

Path 84
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_ras_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P1_OUT:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.946
  Required (ns):           7.879

Path 85
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[25]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][1]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.952
  Required (ns):           7.884

Path 86
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[28]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[27]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.832
  Required (ns):           3.764

Path 87
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[123]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[13]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.758
  Required (ns):           3.690

Path 88
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[11]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[11]:D
  Delay (ns):              0.172
  Slack (ns):              0.068
  Arrival (ns):            3.786
  Required (ns):           3.718

Path 89
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[26]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[26]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            7.941
  Required (ns):           7.873

Path 90
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[33]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[33]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            7.960
  Required (ns):           7.892

Path 91
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.937
  Required (ns):           7.869

Path 92
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[118]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[118]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.947
  Required (ns):           7.879

Path 93
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_279/din_gray_r[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_279/MSC_i_281/MSC_i_282/s0:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.949
  Required (ns):           7.881

Path 94
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_287/s1:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/gen_dc_level.wr_addr[2]:SLn
  Delay (ns):              0.233
  Slack (ns):              0.068
  Arrival (ns):            8.058
  Required (ns):           7.990

Path 95
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/gen_dc_level.rd_addr[4]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_289/din_gray_r[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.948
  Required (ns):           7.880

Path 96
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_0_[65]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[65]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.937
  Required (ns):           7.869

Path 97
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[9].data_shifter[9][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[8].data_shifter[8][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.944
  Required (ns):           7.876

Path 98
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][276]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[7]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.957
  Required (ns):           7.889

Path 99
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.945
  Required (ns):           7.877

Path 100
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.947
  Required (ns):           7.879

