// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 * Author: Ming-Fan Chen <ming-fan.chen@mediatek.com>
 */
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/memory/mt6879-larb-port.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include "mmqos-mtk.h"
static const struct mtk_node_desc node_descs_mt6879[] = {
	DEFINE_MNODE(common0,
		SLAVE_COMMON(0), 0, false, 0x0, MMQOS_NO_LINK),
	DEFINE_MNODE(common0_port0,
		MASTER_COMMON_PORT(0, 0), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port1,
		MASTER_COMMON_PORT(0, 1), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port2,
		MASTER_COMMON_PORT(0, 2), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port3,
		MASTER_COMMON_PORT(0, 3), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port4,
		MASTER_COMMON_PORT(0, 4), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port5,
		MASTER_COMMON_PORT(0, 5), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port6,
		MASTER_COMMON_PORT(0, 6), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port7,
		MASTER_COMMON_PORT(0, 7), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port8,
		MASTER_COMMON_PORT(0, 8), 0, false, 0x0, SLAVE_COMMON(0)),
    /*SMI Common*/
	DEFINE_MNODE(larb1, SLAVE_LARB(1), 0, false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(larb0, SLAVE_LARB(0), 0, false, 0x0, MASTER_COMMON_PORT(0, 0)),
	DEFINE_MNODE(larb4, SLAVE_LARB(4), 0, false, 0x0, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(larb22, SLAVE_LARB(22), 0, false, 0x0, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(larb12, SLAVE_LARB(12), 0, false, 0x2, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(larb15, SLAVE_LARB(15), 0, false, 0x0, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(larb7, SLAVE_LARB(7), 0, false, 0x0, MASTER_COMMON_PORT(0, 4)),
	DEFINE_MNODE(larb11, SLAVE_LARB(11), 0, false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb23, SLAVE_LARB(23), 0, false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb10, SLAVE_LARB(10), 0, false, 0x1, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb9, SLAVE_LARB(9), 0, false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb14, SLAVE_LARB(14), 0, false, 0x0, MASTER_COMMON_PORT(0, 7)),
	DEFINE_MNODE(larb26, SLAVE_LARB(26), 0, false, 0x0, MASTER_COMMON_PORT(0, 7)),
	DEFINE_MNODE(larb17, SLAVE_LARB(17), 0, false, 0x0, MASTER_COMMON_PORT(0, 7)),
	DEFINE_MNODE(larb16, SLAVE_LARB(16), 0, false, 0x0, MASTER_COMMON_PORT(0, 7)),
	DEFINE_MNODE(larb19, SLAVE_LARB(19), 0, false, 0x0, MASTER_COMMON_PORT(0, 7)),
	DEFINE_MNODE(larb13, SLAVE_LARB(13), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb27, SLAVE_LARB(27), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb29, SLAVE_LARB(29), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb25, SLAVE_LARB(25), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb2, SLAVE_LARB(2), 0, false, 0x0, MASTER_COMMON_PORT(0, 2)),
	DEFINE_MNODE(larb30, SLAVE_LARB(30), 0, false, 0x1, MASTER_COMMON_PORT(0, 8)), //virt DISP
	DEFINE_MNODE(larb31, SLAVE_LARB(31), 0, false, 0x1, MASTER_COMMON_PORT(0, 7)), //virt CCU0
	DEFINE_MNODE(larb32, SLAVE_LARB(32), 0, false, 0x1, MASTER_COMMON_PORT(0, 7)), //virt CCU1
	/*Larb 0*/
	DEFINE_MNODE(disp_postmask0,
		MASTER_LARB_PORT(M4U_LARB0_PORT0), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl0_hdr,
		MASTER_LARB_PORT(M4U_LARB0_PORT1), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl0_0,
		MASTER_LARB_PORT(M4U_LARB0_PORT2), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_rdma0,
		MASTER_LARB_PORT(M4U_LARB0_PORT3), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ufbc_wdma0,
		MASTER_LARB_PORT(M4U_LARB0_PORT4), 9, true, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_fake0,
		MASTER_LARB_PORT(M4U_LARB0_PORT5), 8, false, 0x1, SLAVE_LARB(0)),
	/*Larb 1*/
	DEFINE_MNODE(disp_ovl0_2L_hdr,
		MASTER_LARB_PORT(M4U_LARB1_PORT0), 7, false, 0x2,  SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl0_2L_0,
		MASTER_LARB_PORT(M4U_LARB1_PORT1), 8, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl0_2L_NWCG_hdr,
		MASTER_LARB_PORT(M4U_LARB1_PORT2), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl0_2L_NWCG_0,
		MASTER_LARB_PORT(M4U_LARB1_PORT3), 8, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_rdma1,
		MASTER_LARB_PORT(M4U_LARB1_PORT4), 8, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_wdma0,
		MASTER_LARB_PORT(M4U_LARB1_PORT5), 9, true, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_wdma1,
		MASTER_LARB_PORT(M4U_LARB1_PORT6), 9, true, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_fake1,
		MASTER_LARB_PORT(M4U_LARB1_PORT7), 8, false, 0x2, SLAVE_LARB(1)),
	/*Larb 4*/
	DEFINE_MNODE(hw_vdec_mc_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT0), 8, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_ufo_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT1), 7, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_pp_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT2), 8, true, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_pred_rd_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT3), 9, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_pred_wr_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT4), 9, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_ppwrap_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT5), 9, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_tile_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT6), 9, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_vld_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT7), 7, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_vld2_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT8), 7, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_avc_mv_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT9), 8, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_rg_ctrl_dma_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT10), 7, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_ufo_enc_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT11), 7, true, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_mini_mdp_r0_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT12), 8, false, 0x2, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_mini_mdp_w0_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT13), 9, true, 0x2, SLAVE_LARB(4)),
	/*Larb 22*/
	DEFINE_MNODE(l22_wpe_rdma_0,
		MASTER_LARB_PORT(M4U_LARB22_PORT0), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_wpe_rdma_1,
		MASTER_LARB_PORT(M4U_LARB22_PORT1), 6, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_wpe_rdma_4p_0,
		MASTER_LARB_PORT(M4U_LARB22_PORT2), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_wpe_rdma_4p_1,
		MASTER_LARB_PORT(M4U_LARB22_PORT3), 6, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_wpe_cq0,
		MASTER_LARB_PORT(M4U_LARB22_PORT4), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_wpe_cq1,
		MASTER_LARB_PORT(M4U_LARB22_PORT5), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_pimgi_p1,
		MASTER_LARB_PORT(M4U_LARB22_PORT6), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_pimgbi_p1,
		MASTER_LARB_PORT(M4U_LARB22_PORT7), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_pimgci_p1,
		MASTER_LARB_PORT(M4U_LARB22_PORT8), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_imgi_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT9), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_imgbi_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT10), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_imgci_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT11), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_smti_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT12), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_smti_t4_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT13), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_smti_t6_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT14), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_yuvo_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT15), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_yuvbo_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT16), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_yuvco_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT17), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_wpe_wdma_0,
		MASTER_LARB_PORT(M4U_LARB22_PORT18), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_wpe_wdma_4p_0,
		MASTER_LARB_PORT(M4U_LARB22_PORT19), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_wrot_p1,
		MASTER_LARB_PORT(M4U_LARB22_PORT20), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_tccso_p1,
		MASTER_LARB_PORT(M4U_LARB22_PORT21), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_tccsi_p1,
		MASTER_LARB_PORT(M4U_LARB22_PORT22), 7, false, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_timgo_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT23), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_yuvo_t2_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT24), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_yuvo_t5_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT25), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_smto_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT26), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_smto_t4_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT27), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_smto_t6_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT28), 8, true, 0x2, SLAVE_LARB(22)),
	DEFINE_MNODE(l22_dbgo_t1_c,
		MASTER_LARB_PORT(M4U_LARB22_PORT29), 8, true, 0x2, SLAVE_LARB(22)),
	/*larb12*/
	DEFINE_MNODE(fdvt_rda_0,
		MASTER_LARB_PORT(M4U_LARB12_PORT0), 7, false, 0x2, SLAVE_LARB(12)),
	DEFINE_MNODE(fdvt_rdb_0,
		MASTER_LARB_PORT(M4U_LARB12_PORT1), 7, false, 0x2, SLAVE_LARB(12)),
	DEFINE_MNODE(fdvt_wra_0,
		MASTER_LARB_PORT(M4U_LARB12_PORT2), 8, true, 0x2, SLAVE_LARB(12)),
	DEFINE_MNODE(fdvt_wrb_0,
		MASTER_LARB_PORT(M4U_LARB12_PORT3), 8, true, 0x2, SLAVE_LARB(12)),
	DEFINE_MNODE(me_rdma,
		MASTER_LARB_PORT(M4U_LARB12_PORT4), 7, false, 0x2, SLAVE_LARB(12)),
	DEFINE_MNODE(me_wdma,
		MASTER_LARB_PORT(M4U_LARB12_PORT5), 8, true, 0x2, SLAVE_LARB(12)),
	DEFINE_MNODE(dvs_rdma,
		MASTER_LARB_PORT(M4U_LARB12_PORT6), 7, false, 0x2, SLAVE_LARB(12)),
	DEFINE_MNODE(dvs_wdma,
		MASTER_LARB_PORT(M4U_LARB12_PORT7), 8, true, 0x2, SLAVE_LARB(12)),
	DEFINE_MNODE(dvp_rdma,
		MASTER_LARB_PORT(M4U_LARB12_PORT8), 7, false, 0x2, SLAVE_LARB(12)),
	DEFINE_MNODE(dvp_wdma,
		MASTER_LARB_PORT(M4U_LARB12_PORT9), 8, true, 0x2, SLAVE_LARB(12)),
	/*larb15*/
	DEFINE_MNODE(vipi_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT0), 7, false, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(vipbi_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT1), 7, false, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(smti_d6,
		MASTER_LARB_PORT(M4U_LARB15_PORT2), 7, false, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(tncsti_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT3), 7, false, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(tncsti_d4,
		MASTER_LARB_PORT(M4U_LARB15_PORT4), 7, false, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(smti_d4,
		MASTER_LARB_PORT(M4U_LARB15_PORT5), 7, false, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(img3o_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT6), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(img3bo_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT7), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(img3co_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT8), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(img2o_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT9), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(smti_d9,
		MASTER_LARB_PORT(M4U_LARB15_PORT10), 7, false, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(smto_d4,
		MASTER_LARB_PORT(M4U_LARB15_PORT11), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(feo_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT12), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(tncso_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT13), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(tncsto_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT14), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(smto_d6,
		MASTER_LARB_PORT(M4U_LARB15_PORT15), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(smto_d9,
		MASTER_LARB_PORT(M4U_LARB15_PORT16), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(tnco_d1,
		MASTER_LARB_PORT(M4U_LARB15_PORT17), 8, true, 0x2, SLAVE_LARB(15)),
	DEFINE_MNODE(tnco_d1_n,
		MASTER_LARB_PORT(M4U_LARB15_PORT18), 8, true, 0x2, SLAVE_LARB(15)),
	/*larb7*/
	DEFINE_MNODE(venc_rcpu,
		MASTER_LARB_PORT(M4U_LARB7_PORT0), 9, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rec,
		MASTER_LARB_PORT(M4U_LARB7_PORT1), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_bsdma,
		MASTER_LARB_PORT(M4U_LARB7_PORT2), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_w_luma,
		MASTER_LARB_PORT(M4U_LARB7_PORT3), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sv_comv,
		MASTER_LARB_PORT(M4U_LARB7_PORT4), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rd_comv,
		MASTER_LARB_PORT(M4U_LARB7_PORT5), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_y_rdma,
		MASTER_LARB_PORT(M4U_LARB7_PORT6), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_c_rdma,
		MASTER_LARB_PORT(M4U_LARB7_PORT7), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_q_table,
		MASTER_LARB_PORT(M4U_LARB7_PORT8), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_bsdma,
		MASTER_LARB_PORT(M4U_LARB7_PORT9), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_r_luma,
		MASTER_LARB_PORT(M4U_LARB7_PORT10), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_luma,
		MASTER_LARB_PORT(M4U_LARB7_PORT11), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_chroma,
		MASTER_LARB_PORT(M4U_LARB7_PORT12), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_luma,
		MASTER_LARB_PORT(M4U_LARB7_PORT13), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_chroma,
		MASTER_LARB_PORT(M4U_LARB7_PORT14), 7, false, 0x1, SLAVE_LARB(7)),
	/*Larb 11*/
	DEFINE_MNODE(l11_wpe_rdma_0,
		MASTER_LARB_PORT(M4U_LARB11_PORT0), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_wpe_rdma_1,
		MASTER_LARB_PORT(M4U_LARB11_PORT1), 6, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_wpe_rdma_4p_0,
		MASTER_LARB_PORT(M4U_LARB11_PORT2), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_wpe_rdma_4p_1,
		MASTER_LARB_PORT(M4U_LARB11_PORT3), 6, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_wpe_cq0,
		MASTER_LARB_PORT(M4U_LARB11_PORT4), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_wpe_cq1,
		MASTER_LARB_PORT(M4U_LARB11_PORT5), 8, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_pimgi_p1,
		MASTER_LARB_PORT(M4U_LARB11_PORT6), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_pimgbi_p1,
		MASTER_LARB_PORT(M4U_LARB11_PORT7), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_pimgci_p1,
		MASTER_LARB_PORT(M4U_LARB11_PORT8), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_imgi_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT9), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_imgbi_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT10), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_imgci_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT11), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_smti_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT12), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_smti_t4_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT13), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_smti_t6_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT14), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_yuvo_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT15), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_yuvbo_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT16), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_yuvco_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT17), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_wpe_wdma_0,
		MASTER_LARB_PORT(M4U_LARB11_PORT18), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_wpe_wdma_4p_0,
		MASTER_LARB_PORT(M4U_LARB11_PORT19), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_wrot_p1,
		MASTER_LARB_PORT(M4U_LARB11_PORT20), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_tccso_p1,
		MASTER_LARB_PORT(M4U_LARB11_PORT21), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_tccsi_p1,
		MASTER_LARB_PORT(M4U_LARB11_PORT22), 7, false, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_timgo_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT23), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_yuvo_t2_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT24), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_yuvo_t5_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT25), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_smto_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT26), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_smto_t4_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT27), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_smto_t6_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT28), 8, true, 0x1, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_dbgo_t1_c,
		MASTER_LARB_PORT(M4U_LARB11_PORT29), 8, true, 0x1, SLAVE_LARB(11)),
	/*Larb 23*/
	DEFINE_MNODE(l23_wpe_rdma_0,
		MASTER_LARB_PORT(M4U_LARB23_PORT0), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_wpe_rdma_1,
		MASTER_LARB_PORT(M4U_LARB23_PORT1), 6, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_wpe_rdma_4p_0,
		MASTER_LARB_PORT(M4U_LARB23_PORT2), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_wpe_rdma_4p_1,
		MASTER_LARB_PORT(M4U_LARB23_PORT3), 6, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_wpe_cq0,
		MASTER_LARB_PORT(M4U_LARB23_PORT4), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_wpe_cq1,
		MASTER_LARB_PORT(M4U_LARB23_PORT5), 8, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_pimgi_p1,
		MASTER_LARB_PORT(M4U_LARB23_PORT6), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_pimgbi_p1,
		MASTER_LARB_PORT(M4U_LARB23_PORT7), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_pimgci_p1,
		MASTER_LARB_PORT(M4U_LARB23_PORT8), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_imgi_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT9), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_imgbi_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT10), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_imgci_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT11), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_smti_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT12), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_smti_t4_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT13), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_smti_t6_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT14), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_yuvo_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT15), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_yuvbo_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT16), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_yuvco_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT17), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_wpe_wdma_0,
		MASTER_LARB_PORT(M4U_LARB23_PORT18), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_wpe_wdma_4p_0,
		MASTER_LARB_PORT(M4U_LARB23_PORT19), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_wrot_p1,
		MASTER_LARB_PORT(M4U_LARB23_PORT20), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_tccso_p1,
		MASTER_LARB_PORT(M4U_LARB23_PORT21), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_tccsi_p1,
		MASTER_LARB_PORT(M4U_LARB23_PORT22), 7, false, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_timgo_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT23), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_yuvo_t2_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT24), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_yuvo_t5_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT25), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_smto_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT26), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_smto_t4_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT27), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_smto_t6_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT28), 8, true, 0x1, SLAVE_LARB(23)),
	DEFINE_MNODE(l23_dbgo_t1_c,
		MASTER_LARB_PORT(M4U_LARB23_PORT29), 8, true, 0x1, SLAVE_LARB(23)),
	/*Larb 10*/
	DEFINE_MNODE(imgi_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT0), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(imgbi_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT1), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(imgci_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT2), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(imgdi_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT3), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(depi_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT4), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(dmgi_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT5), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(smti_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT6), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(reci_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT7), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(reci_d1_n,
		MASTER_LARB_PORT(M4U_LARB10_PORT8), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(tnrwi_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT9), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(tnrci_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT10), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(tnrci_d1_n,
		MASTER_LARB_PORT(M4U_LARB10_PORT11), 7, false, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(img4o_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT12), 8, true, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(img4bo_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT13), 8, true, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(smti_d8,
		MASTER_LARB_PORT(M4U_LARB10_PORT14), 7, false, 0x1,  SLAVE_LARB(10)),
	DEFINE_MNODE(smto_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT15), 8, true, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(tnrmo_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT16), 8, true, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(tnrmo_d1_n,
		MASTER_LARB_PORT(M4U_LARB10_PORT17), 8, true, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(smto_d8,
		MASTER_LARB_PORT(M4U_LARB10_PORT18), 8, true, 0x1, SLAVE_LARB(10)),
	DEFINE_MNODE(dbgo_d1,
		MASTER_LARB_PORT(M4U_LARB10_PORT19), 8, true, 0x1, SLAVE_LARB(10)),
	/*LARB 9*/
	DEFINE_MNODE(imgi_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT0), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(ufdi_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT1), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(imgbi_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT2), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(imgci_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT3), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(smti_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT4), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(smti_t4_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT5), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(tncsti_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT6), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(tncsti_t4_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT7), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(yuvo_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT8), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(yuvbo_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT9), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(yuvco_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT10), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(timgo_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT11), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(yuvo_t2_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT12), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(yuvo_t5_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT13), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(imgi_t1_b,
		MASTER_LARB_PORT(M4U_LARB9_PORT14), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(imgbi_t1_b,
		MASTER_LARB_PORT(M4U_LARB9_PORT15), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(imgci_t1_b,
		MASTER_LARB_PORT(M4U_LARB9_PORT16), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(smti_t4_b,
		MASTER_LARB_PORT(M4U_LARB9_PORT17), 7, false, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(tncso_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT18), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(smto_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT19), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(smto_t4_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT20), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(tncsto_t1_a,
		MASTER_LARB_PORT(M4U_LARB9_PORT21), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(yuvo_t2_b,
		MASTER_LARB_PORT(M4U_LARB9_PORT22), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(yuvo_t5_b,
		MASTER_LARB_PORT(M4U_LARB9_PORT23), 8, true, 0x1, SLAVE_LARB(9)),
	DEFINE_MNODE(smto_t4_b,
		MASTER_LARB_PORT(M4U_LARB9_PORT24), 8, true, 0x1, SLAVE_LARB(9)),
	/*LARB 14*/
	DEFINE_MNODE(gcamsv_b_imgo_1,
		MASTER_LARB_PORT(M4U_LARB14_PORT0), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_b_imgo_2,
		MASTER_LARB_PORT(M4U_LARB14_PORT1), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(scamsv_a_imgo_1,
		MASTER_LARB_PORT(M4U_LARB14_PORT2), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(scamsv_a_imgo_2,
		MASTER_LARB_PORT(M4U_LARB14_PORT3), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(scamsv_b_imgo_1,
		MASTER_LARB_PORT(M4U_LARB14_PORT4), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(scamsv_b_imgo_2,
		MASTER_LARB_PORT(M4U_LARB14_PORT5), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(pdai_b_0,
		MASTER_LARB_PORT(M4U_LARB14_PORT6), 8, false, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(pdai_b_1,
		MASTER_LARB_PORT(M4U_LARB14_PORT7), 8, false, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_d_imgo_1,
		MASTER_LARB_PORT(M4U_LARB14_PORT8), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_d_imgo_2,
		MASTER_LARB_PORT(M4U_LARB14_PORT9), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_f_imgo_1,
		MASTER_LARB_PORT(M4U_LARB14_PORT10), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_f_imgo_2,
		MASTER_LARB_PORT(M4U_LARB14_PORT11), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_h_imgo_1,
		MASTER_LARB_PORT(M4U_LARB14_PORT12), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_h_imgo_2,
		MASTER_LARB_PORT(M4U_LARB14_PORT13), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_b_ufeo_1,
		MASTER_LARB_PORT(M4U_LARB14_PORT14), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_b_ufeo_2,
		MASTER_LARB_PORT(M4U_LARB14_PORT15), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_d_ufeo_1,
		MASTER_LARB_PORT(M4U_LARB14_PORT16), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(gcamsv_d_ufeo_2,
		MASTER_LARB_PORT(M4U_LARB14_PORT17), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(pdao_b,
		MASTER_LARB_PORT(M4U_LARB14_PORT18), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(ipui,
		MASTER_LARB_PORT(M4U_LARB14_PORT19), 8, false, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(ipuo,
		MASTER_LARB_PORT(M4U_LARB14_PORT20), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(ipu3o,
		MASTER_LARB_PORT(M4U_LARB14_PORT21), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(fake,
		MASTER_LARB_PORT(M4U_LARB14_PORT22), 9, true, 0x1, SLAVE_LARB(14)),
	/*LARB 26*/
	DEFINE_MNODE(mraw1_lsci_m1,
		MASTER_LARB_PORT(M4U_LARB26_PORT0), 8, false, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw1_cqi_m1,
		MASTER_LARB_PORT(M4U_LARB26_PORT1), 8, false, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw1_cqi_m2,
		MASTER_LARB_PORT(M4U_LARB26_PORT2), 8, false, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw1_imgo_m1,
		MASTER_LARB_PORT(M4U_LARB26_PORT3), 9, true, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw1_imgbo_m1,
		MASTER_LARB_PORT(M4U_LARB26_PORT4), 9, true, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_lsci_m1,
		MASTER_LARB_PORT(M4U_LARB26_PORT5), 8, false, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_cqi_m1,
		MASTER_LARB_PORT(M4U_LARB26_PORT6), 8, false, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_cqi_m2,
		MASTER_LARB_PORT(M4U_LARB26_PORT7), 8, false, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_imgo_m1,
		MASTER_LARB_PORT(M4U_LARB26_PORT8), 9, true, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_imgbo_m1,
		MASTER_LARB_PORT(M4U_LARB26_PORT9), 9, true, 0x1, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw0_afo_m1,
		MASTER_LARB_PORT(M4U_LARB26_PORT10), 9, true, 0x1, SLAVE_LARB(26)),
	/*LARB 17*/
	DEFINE_MNODE(l17_yuvo_r1,
		MASTER_LARB_PORT(M4U_LARB17_PORT0), 9, true, 0x1, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_yuvo_r3,
		MASTER_LARB_PORT(M4U_LARB17_PORT1), 9, true, 0x1, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_yuvco_r1,
		MASTER_LARB_PORT(M4U_LARB17_PORT2), 9, true, 0x1, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_yuvo_r2,
		MASTER_LARB_PORT(M4U_LARB17_PORT3), 9, true, 0x1, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_rzh1n2to_r1,
		MASTER_LARB_PORT(M4U_LARB17_PORT4), 9, true, 0x1, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_drzs4no_r1,
		MASTER_LARB_PORT(M4U_LARB17_PORT5), 9, true, 0x1, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_tncso_r1,
		MASTER_LARB_PORT(M4U_LARB17_PORT6), 9, true, 0x1, SLAVE_LARB(17)),
	/*LARB 16*/
	DEFINE_MNODE(l16_imgo_r1,
		MASTER_LARB_PORT(M4U_LARB16_PORT0), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_cqi_r1,
		MASTER_LARB_PORT(M4U_LARB16_PORT1), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_cqi_r2,
		MASTER_LARB_PORT(M4U_LARB16_PORT2), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_bpci_r1,
		MASTER_LARB_PORT(M4U_LARB16_PORT3), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_lsci_r1,
		MASTER_LARB_PORT(M4U_LARB16_PORT4), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_rawi_r2,
		MASTER_LARB_PORT(M4U_LARB16_PORT5), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_rawi_r3,
		MASTER_LARB_PORT(M4U_LARB16_PORT6), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_ufdi_r2,
		MASTER_LARB_PORT(M4U_LARB16_PORT7), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_ufdi_r3,
		MASTER_LARB_PORT(M4U_LARB16_PORT8), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_rawi_r4,
		MASTER_LARB_PORT(M4U_LARB16_PORT9), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_rawi_r5,
		MASTER_LARB_PORT(M4U_LARB16_PORT10), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_aai_r1,
		MASTER_LARB_PORT(M4U_LARB16_PORT11), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_ufdi_r5,
		MASTER_LARB_PORT(M4U_LARB16_PORT12), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_fho_r1,
		MASTER_LARB_PORT(M4U_LARB16_PORT13), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_aao_r1,
		MASTER_LARB_PORT(M4U_LARB16_PORT14), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_tsfso_r1,
		MASTER_LARB_PORT(M4U_LARB16_PORT15), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_flko_r1,
		MASTER_LARB_PORT(M4U_LARB16_PORT16), 9, true, 0x1, SLAVE_LARB(16)),
	/*LARB 19*/
	DEFINE_MNODE(ccui,
		MASTER_LARB_PORT(M4U_LARB19_PORT0), 8, false, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(ccuo,
		MASTER_LARB_PORT(M4U_LARB19_PORT1), 9, true, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(ccui2,
		MASTER_LARB_PORT(M4U_LARB19_PORT2), 8, false, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(ccuo2,
		MASTER_LARB_PORT(M4U_LARB19_PORT3), 9, true, 0x1, SLAVE_LARB(19)),
	/*LARB 13*/
	DEFINE_MNODE(camsv_cqi_e1,
		MASTER_LARB_PORT(M4U_LARB13_PORT0), 8, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_cqi_e2,
		MASTER_LARB_PORT(M4U_LARB13_PORT1), 8, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_a_imgo_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT2), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_c_imgo_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT3), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_a_imgo_2,
		MASTER_LARB_PORT(M4U_LARB13_PORT4), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_c_imgo_2,
		MASTER_LARB_PORT(M4U_LARB13_PORT5), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(pdai_a_0,
		MASTER_LARB_PORT(M4U_LARB13_PORT6), 8, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(pdai_a_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT7), 8, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_cqi_b_e1,
		MASTER_LARB_PORT(M4U_LARB13_PORT8), 8, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_cqi_b_e2,
		MASTER_LARB_PORT(M4U_LARB13_PORT9), 8, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_cqi_c_e1,
		MASTER_LARB_PORT(M4U_LARB13_PORT10), 8, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_cqi_c_e2,
		MASTER_LARB_PORT(M4U_LARB13_PORT11), 8, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_e_imgo_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT12), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_e_imgo_2,
		MASTER_LARB_PORT(M4U_LARB13_PORT13), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_a_ufeo_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT14), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_c_ufeo_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT15), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_a_ufeo_2,
		MASTER_LARB_PORT(M4U_LARB13_PORT16), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_c_ufeo_2,
		MASTER_LARB_PORT(M4U_LARB13_PORT17), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_e_ufeo_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT18), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_e_ufeo_2,
		MASTER_LARB_PORT(M4U_LARB13_PORT19), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_g_imgo_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT20), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(gcamsv_g_imgo_2,
		MASTER_LARB_PORT(M4U_LARB13_PORT21), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(pdao_a,
		MASTER_LARB_PORT(M4U_LARB13_PORT22), 9, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(pdao_c,
		MASTER_LARB_PORT(M4U_LARB13_PORT23), 9, true, 0x2, SLAVE_LARB(13)),
	/*LARB 27*/
	DEFINE_MNODE(l27_imgo_r1,
		MASTER_LARB_PORT(M4U_LARB27_PORT0), 9, true, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_cqi_r1,
		MASTER_LARB_PORT(M4U_LARB27_PORT1), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_cqi_r2,
		MASTER_LARB_PORT(M4U_LARB27_PORT2), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_bpci_r1,
		MASTER_LARB_PORT(M4U_LARB27_PORT3), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_lsci_r1,
		MASTER_LARB_PORT(M4U_LARB27_PORT4), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_rawi_r2,
		MASTER_LARB_PORT(M4U_LARB27_PORT5), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_rawi_r3,
		MASTER_LARB_PORT(M4U_LARB27_PORT6), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_ufdi_r2,
		MASTER_LARB_PORT(M4U_LARB27_PORT7), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_ufdi_r3,
		MASTER_LARB_PORT(M4U_LARB27_PORT8), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_rawi_r4,
		MASTER_LARB_PORT(M4U_LARB27_PORT9), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_rawi_r5,
		MASTER_LARB_PORT(M4U_LARB27_PORT10), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_aai_r1,
		MASTER_LARB_PORT(M4U_LARB27_PORT11), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_ufdi_r5,
		MASTER_LARB_PORT(M4U_LARB27_PORT12), 8, false, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_fho_r1,
		MASTER_LARB_PORT(M4U_LARB27_PORT13), 9, true, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_aao_r1,
		MASTER_LARB_PORT(M4U_LARB27_PORT14), 9, true, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_tsfso_r1,
		MASTER_LARB_PORT(M4U_LARB27_PORT15), 9, true, 0x2, SLAVE_LARB(27)),
	DEFINE_MNODE(l27_flko_r1,
		MASTER_LARB_PORT(M4U_LARB27_PORT16), 9, true, 0x2, SLAVE_LARB(27)),
	/*LARB 29*/
	DEFINE_MNODE(l29_yuvo_r1,
		MASTER_LARB_PORT(M4U_LARB29_PORT0), 9, true, 0x2, SLAVE_LARB(29)),
	DEFINE_MNODE(l29_yuvo_r3,
		MASTER_LARB_PORT(M4U_LARB29_PORT1), 9, true, 0x2, SLAVE_LARB(29)),
	DEFINE_MNODE(l29_yuvco_r1,
		MASTER_LARB_PORT(M4U_LARB29_PORT2), 9, true, 0x2, SLAVE_LARB(29)),
	DEFINE_MNODE(l29_yuvo_r2,
		MASTER_LARB_PORT(M4U_LARB29_PORT3), 9, true, 0x2, SLAVE_LARB(29)),
	DEFINE_MNODE(l29_rzh1n2to_r1,
		MASTER_LARB_PORT(M4U_LARB29_PORT4), 9, true, 0x2, SLAVE_LARB(29)),
	DEFINE_MNODE(l29_drzs4no_r1,
		MASTER_LARB_PORT(M4U_LARB29_PORT5), 9, true, 0x2, SLAVE_LARB(29)),
	DEFINE_MNODE(l29_tncso_r1,
		MASTER_LARB_PORT(M4U_LARB29_PORT6), 9, true, 0x2, SLAVE_LARB(29)),
	/*LARB 25*/
	DEFINE_MNODE(mraw0_lsci_m1,
		MASTER_LARB_PORT(M4U_LARB25_PORT0), 8, false, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_cqi_m1,
		MASTER_LARB_PORT(M4U_LARB25_PORT1), 8, false, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_cqi_m2,
		MASTER_LARB_PORT(M4U_LARB25_PORT2), 8, false, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_imgo_m1,
		MASTER_LARB_PORT(M4U_LARB25_PORT3), 9, true, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_imgbo_m1,
		MASTER_LARB_PORT(M4U_LARB25_PORT4), 9, true, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_lsci_m1,
		MASTER_LARB_PORT(M4U_LARB25_PORT5), 8, false, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_cqi_m1,
		MASTER_LARB_PORT(M4U_LARB25_PORT6), 8, false, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_cqi_m2,
		MASTER_LARB_PORT(M4U_LARB25_PORT7), 8, false, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_imgo_m1,
		MASTER_LARB_PORT(M4U_LARB25_PORT8), 9, true, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_imgbo_m1,
		MASTER_LARB_PORT(M4U_LARB25_PORT9), 9, true, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_afo_m1,
		MASTER_LARB_PORT(M4U_LARB25_PORT10), 9, true, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_0,
		MASTER_LARB_PORT(M4U_LARB25_PORT11), 8, false, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_1,
		MASTER_LARB_PORT(M4U_LARB25_PORT12), 8, false, 0x2, SLAVE_LARB(25)),
	DEFINE_MNODE(pdao_a,
		MASTER_LARB_PORT(M4U_LARB25_PORT13), 9, true, 0x2, SLAVE_LARB(25)),
	/*LARB 2*/
	DEFINE_MNODE(mdp_rdma0,
		MASTER_LARB_PORT(M4U_LARB2_PORT0), 8, false, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdma1,
		MASTER_LARB_PORT(M4U_LARB2_PORT1), 8, false, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot0,
		MASTER_LARB_PORT(M4U_LARB2_PORT2), 9, true, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot1,
		MASTER_LARB_PORT(M4U_LARB2_PORT3), 9, true, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wdma2,
		MASTER_LARB_PORT(M4U_LARB2_PORT4), 9, true, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_fake0,
		MASTER_LARB_PORT(M4U_LARB2_PORT5), 8, false, 0x1, SLAVE_LARB(2)),

};
static const char * const comm_muxes_mt6879[] = { "mm" };
static const char * const comm_icc_path_names_mt6879[] = { "icc-bw" };
static const char * const comm_icc_hrt_path_names_mt6879[] = { "icc-hrt-bw" };
static const struct mtk_mmqos_desc mmqos_desc_mt6879 = {
	.nodes = node_descs_mt6879,
	.num_nodes = ARRAY_SIZE(node_descs_mt6879),
	.comm_muxes = comm_muxes_mt6879,
	.comm_icc_path_names = comm_icc_path_names_mt6879,
	.comm_icc_hrt_path_names = comm_icc_hrt_path_names_mt6879,
	.max_ratio = 64,
	.hrt = {
		.hrt_bw = {8095, 0, 0},
		.hrt_total_bw = 22000, /*Todo: Use DRAMC API 5500*2(channel)*2(io width)*/
		.md_speech_bw = { 8720, 8095},
		.hrt_ratio = {1000, 860, 880, 880}, /* MD, CAM, DISP, MML */
		.blocking = true,
		.emi_ratio = 705,
	},
	.hrt_LPDDR4 = {
		.hrt_bw = {8510, 0, 0},
		.hrt_total_bw = 17064, /*Todo: Use DRAMC API 4266*2(channel)*2(io width)*/
		.md_speech_bw = { 9096, 8510},
		.hrt_ratio = {1000, 880, 900, 900}, /* MD, CAM, DISP, MML */
		.blocking = true,
		.emi_ratio = 800,
	},
	.comm_port_channels = {
		{ 0x1, 0x2, 0x1, 0x2, 0x1, 0x1, 0x2, 0x1, 0x3}
	},
	.comm_port_hrt_types = {
		{ HRT_MAX_BWL, HRT_MAX_BWL, HRT_MML, HRT_NONE, HRT_NONE,
			HRT_NONE, HRT_CAM, HRT_CAM, HRT_DISP },
	},
};
static const struct of_device_id mtk_mmqos_mt6879_of_ids[] = {
	{
		.compatible = "mediatek,mt6879-mmqos",
		.data = &mmqos_desc_mt6879,
	},
	{}
};
MODULE_DEVICE_TABLE(of, mtk_mmqos_mt6879_of_ids);
static struct platform_driver mtk_mmqos_mt6879_driver = {
	.probe = mtk_mmqos_probe,
	.remove = mtk_mmqos_remove,
	.driver = {
		.name = "mtk-mt6879-mmqos",
		.of_match_table = mtk_mmqos_mt6879_of_ids,
	},
};
module_platform_driver(mtk_mmqos_mt6879_driver);
MODULE_LICENSE("GPL v2");
