{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606225183104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606225183104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 21:39:42 2020 " "Processing started: Tue Nov 24 21:39:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606225183104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606225183104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606225183104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606225183792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-beh " "Found design unit 1: test-beh" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225184774 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225184774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606225184774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606225184804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1KHz test.vhd(171) " "Verilog HDL or VHDL warning at test.vhd(171): object \"clk_1KHz\" assigned a value but never read" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1hz test.vhd(171) " "Verilog HDL or VHDL warning at test.vhd(171): object \"clk_1hz\" assigned a value but never read" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "motor_dir test.vhd(174) " "VHDL Signal Declaration warning at test.vhd(174): used explicit default value for signal \"motor_dir\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 174 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD178_debug test.vhd(181) " "Verilog HDL or VHDL warning at test.vhd(181): object \"SD178_debug\" assigned a value but never read" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Serial_available test.vhd(186) " "Verilog HDL or VHDL warning at test.vhd(186): object \"Serial_available\" assigned a value but never read" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "main_LED test.vhd(192) " "VHDL Signal Declaration warning at test.vhd(192): used implicit default value for signal \"main_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED_select test.vhd(193) " "VHDL Signal Declaration warning at test.vhd(193): used explicit default value for signal \"LED_select\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Serial_max test.vhd(218) " "VHDL Variable Declaration warning at test.vhd(218): used initial value expression for variable \"Serial_max\" because variable was never assigned a value" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 218 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset test.vhd(244) " "VHDL Process Statement warning at test.vhd(244): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg test.vhd(258) " "Verilog HDL or VHDL warning at test.vhd(258): object \"dbg\" assigned a value but never read" {  } { { "test.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225184814 "|test"}
{ "Warning" "WSGN_SEARCH_FILE" "dht11.vhd 2 1 " "Using design file dht11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11-beh " "Found design unit 1: DHT11-beh" {  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/dht11.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225184824 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/dht11.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225184824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225184824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:u0 " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:u0\"" {  } { { "test.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225184824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225184904 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225184904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225184904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u1\"" {  } { { "test.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225184904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225184964 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225184964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225184964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u2 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u2\"" {  } { { "test.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225184984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx1 lcdcontrol.vhd(154) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(154): object \"lx1\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225184994 "|test|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Serial_max lcdcontrol.vhd(159) " "VHDL Signal Declaration warning at lcdcontrol.vhd(159): used explicit default value for signal \"Serial_max\" because signal was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 159 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606225184994 "|test|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset lcdcontrol.vhd(178) " "VHDL Process Statement warning at lcdcontrol.vhd(178): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606225184994 "|test|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "cnt_wire_max lcdcontrol.vhd(199) " "VHDL Variable Declaration warning at lcdcontrol.vhd(199): used initial value expression for variable \"cnt_wire_max\" because variable was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 199 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1606225185014 "|test|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y_max lcdcontrol.vhd(225) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(225): object \"pos_y_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225185024 "|test|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "selectchar lcdcontrol.vhd(234) " "VHDL Variable Declaration warning at lcdcontrol.vhd(234): used initial value expression for variable \"selectchar\" because variable was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 234 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1606225185024 "|test|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lcdcontrol.vhd(614) " "Verilog HDL or VHDL warning at the lcdcontrol.vhd(614): index expression is not wide enough to address all of the elements in the array" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 614 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1606225185134 "|test|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lcdcontrol.vhd(616) " "Verilog HDL or VHDL warning at the lcdcontrol.vhd(616): index expression is not wide enough to address all of the elements in the array" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcdcontrol.vhd" 616 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1606225185134 "|test|lcdControl:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225187586 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225187586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225187586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u3 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u3\"" {  } { { "test.vhd" "u3" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225187596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225187596 "|test|LCD_DRV:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225187596 "|test|LCD_DRV:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225187908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225187908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u3\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u3\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225187918 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606225187948 "|test|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606225187948 "|test|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606225187948 "|test|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/raminfr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225187988 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/raminfr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225187988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225187988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u3\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u3\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225187998 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-behavioral " "Found design unit 1: keypad-behavioral" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/keypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225188158 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/keypad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225188158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225188158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:u4 " "Elaborating entity \"keypad\" for hierarchy \"keypad:u4\"" {  } { { "test.vhd" "u4" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225188168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd178.vhd 2 1 " "Using design file sd178.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD178-beh " "Found design unit 1: SD178-beh" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225188228 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD178 " "Found entity 1: SD178" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225188228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225188228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD178 SD178:u5 " "Elaborating entity \"SD178\" for hierarchy \"SD178:u5\"" {  } { { "test.vhd" "u5" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225188228 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_ack_error sd178.vhd(75) " "Verilog HDL or VHDL warning at sd178.vhd(75): object \"sd178_ack_error\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225188238 "|test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_data_rd sd178.vhd(77) " "Verilog HDL or VHDL warning at sd178.vhd(77): object \"sd178_data_rd\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225188238 "|test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol sd178.vhd(79) " "Verilog HDL or VHDL warning at sd178.vhd(79): object \"var_vol\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225188238 "|test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol_last sd178.vhd(79) " "Verilog HDL or VHDL warning at sd178.vhd(79): object \"var_vol_last\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225188238 "|test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 sd178.vhd(82) " "Verilog HDL or VHDL warning at sd178.vhd(82): object \"d0\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225188238 "|test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 sd178.vhd(89) " "Verilog HDL or VHDL warning at sd178.vhd(89): object \"d3\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225188238 "|test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vol_loop sd178.vhd(109) " "Verilog HDL or VHDL warning at sd178.vhd(109): object \"vol_loop\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225188248 "|test|SD178:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225188882 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225188882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225188882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master SD178:u5\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"SD178:u5\|i2c_master:u0\"" {  } { { "sd178.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test/sd178.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225188882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225188982 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225188982 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225188982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u6 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u6\"" {  } { { "test.vhd" "u6" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225188982 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606225188982 "|test|TSL2561:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u6\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u6\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test/tsl2561.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225189102 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-main " "Found design unit 1: uart-main" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/uart.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225189182 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225189182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225189182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u7 " "Elaborating entity \"uart\" for hierarchy \"uart:u7\"" {  } { { "test.vhd" "u7" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225189182 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countE1 uart.vhd(52) " "VHDL Process Statement warning at uart.vhd(52): inferring latch(es) for signal or variable \"countE1\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/uart.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606225189192 "|test|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countE2 uart.vhd(74) " "VHDL Process Statement warning at uart.vhd(74): signal \"countE2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/uart.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606225189192 "|test|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger uart.vhd(84) " "VHDL Process Statement warning at uart.vhd(84): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/uart.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606225189192 "|test|uart:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countE1 uart.vhd(52) " "Inferred latch for \"countE1\" at uart.vhd(52)" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/uart.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189192 "|test|uart:u7"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_display.vhd 2 1 " "Using design file seven_seg_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-main " "Found design unit 1: seven_seg_display-main" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225189273 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225189273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225189273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_display seven_seg_display:u8 " "Elaborating entity \"seven_seg_display\" for hierarchy \"seven_seg_display:u8\"" {  } { { "test.vhd" "u8" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225189273 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cathed seven_seg_display.vhd(36) " "VHDL Process Statement warning at seven_seg_display.vhd(36): signal \"cathed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606225189273 "|test|seven_seg_display:u8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number seven_seg_display.vhd(29) " "VHDL Process Statement warning at seven_seg_display.vhd(29): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606225189283 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189283 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189283 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189293 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189303 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606225189313 "|test|seven_seg_display:u8"}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.vhd 2 1 " "Using design file pwm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-main " "Found design unit 1: pwm-main" {  } { { "pwm.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/pwm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225189383 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test/pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606225189383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606225189383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:u9 " "Elaborating entity \"pwm\" for hierarchy \"pwm:u9\"" {  } { { "test.vhd" "u9" { Text "D:/Quartus/VHDL/Alast_game/exam/test/test.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225189383 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 DHT11_BASIC " "Node instance \"u0\" instantiates undefined entity \"DHT11_BASIC\"" {  } { { "dht11.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test/dht11.vhd" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225189403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 up_mdu5 " "Node instance \"u0\" instantiates undefined entity \"up_mdu5\"" {  } { { "lcd_drv.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test/lcd_drv.vhd" 312 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606225189403 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 49 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606225189735 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 24 21:39:49 2020 " "Processing ended: Tue Nov 24 21:39:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606225189735 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606225189735 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606225189735 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606225189735 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 49 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 49 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606225190466 ""}
