=====
SETUP
-0.700
8.953
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n1007_s2
3.788
4.413
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19
4.836
5.935
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16
6.744
7.843
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15
7.854
8.953
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
8.953
=====
SETUP
-0.649
8.902
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
3.605
4.427
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.432
5.254
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s17
6.580
7.382
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s16
7.803
8.902
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
8.902
=====
SETUP
-0.599
8.852
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n1007_s2
3.788
4.413
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19
4.836
5.935
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16
6.744
7.805
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s17
8.226
8.852
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.852
=====
SETUP
-0.129
15.665
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
13.120
14.181
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1
15.665
=====
SETUP
-0.129
15.665
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
13.120
14.181
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1
15.665
=====
SETUP
-0.129
15.665
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
13.120
14.181
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1
15.665
=====
SETUP
-0.129
15.665
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
13.120
14.181
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1
15.665
=====
SETUP
-0.129
15.665
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
13.120
14.181
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1
15.665
=====
SETUP
-0.129
15.665
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
13.120
14.181
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1
15.665
=====
SETUP
-0.129
15.665
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
13.120
14.181
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1
15.665
=====
SETUP
0.226
15.310
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
13.120
14.181
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1
15.310
=====
SETUP
0.226
15.310
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
13.120
14.181
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1
15.310
=====
SETUP
0.887
7.366
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.654
3.476
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.306
5.405
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n129_s0
6.267
7.366
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
7.366
=====
SETUP
0.918
7.335
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.654
3.476
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.306
5.405
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n134_s0
6.236
7.335
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
7.335
=====
SETUP
0.918
7.335
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.654
3.476
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.306
5.405
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n133_s0
6.236
7.335
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
7.335
=====
SETUP
1.070
7.539
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
3.605
4.427
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.432
5.254
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
5.765
6.826
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
7.539
=====
SETUP
1.070
7.539
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
3.605
4.427
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.432
5.254
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
5.765
6.826
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
7.539
=====
SETUP
1.164
7.089
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.654
3.476
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.306
5.405
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n130_s0
6.267
7.089
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1
7.089
=====
SETUP
1.218
13.961
15.179
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n716_s0
13.139
13.961
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1
13.961
=====
SETUP
1.218
13.961
15.179
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.931
11.030
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.036
12.135
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n709_s0
13.139
13.961
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1
13.961
=====
SETUP
1.295
6.958
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.654
3.476
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.306
5.405
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n132_s0
5.926
6.958
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
6.958
=====
SETUP
1.295
6.958
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.654
3.476
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.306
5.405
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n131_s0
5.926
6.958
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1
6.958
=====
SETUP
1.299
6.954
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.654
3.476
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.306
5.405
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n137_s0
5.922
6.954
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
6.954
=====
SETUP
1.299
6.954
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.654
3.476
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.306
5.405
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n135_s0
5.922
6.954
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
6.954
=====
SETUP
1.354
7.256
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.654
3.476
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.306
5.405
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.433
6.459
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
7.256
=====
HOLD
0.592
2.238
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_3_s0
2.238
=====
HOLD
0.592
2.238
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0
2.238
=====
HOLD
0.592
2.238
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0
2.238
=====
HOLD
0.708
2.339
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s2
1.967
2.339
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
2.339
=====
HOLD
0.708
2.339
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n198_s2
1.967
2.339
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
2.339
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s4
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
2.340
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s2
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
2.340
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s2
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
2.340
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s2
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
2.340
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s2
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
2.340
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s1
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
2.340
=====
HOLD
0.711
2.342
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
1.970
2.342
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
2.342
=====
HOLD
0.712
2.343
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5
1.971
2.343
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
2.343
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_2_s0
1.811
2.144
n73_s
2.146
2.540
cnt_2_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_6_s0
1.811
2.144
n69_s
2.146
2.540
cnt_6_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_12_s0
1.811
2.144
n63_s
2.146
2.540
cnt_12_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_14_s0
1.811
2.144
n61_s
2.146
2.540
cnt_14_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_18_s0
1.811
2.144
n57_s
2.146
2.540
cnt_18_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_20_s0
1.811
2.144
n55_s
2.146
2.540
cnt_20_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_24_s0
1.811
2.144
n51_s
2.146
2.540
cnt_24_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_26_s0
1.811
2.144
n49_s
2.146
2.540
cnt_26_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_30_s0
1.811
2.144
n45_s
2.146
2.540
cnt_30_s0
2.540
=====
HOLD
0.731
2.542
1.811
clk_ibuf
0.000
0.844
cnt_8_s0
1.811
2.144
n67_s
2.148
2.542
cnt_8_s0
2.542
=====
HOLD
0.853
2.663
1.811
clk_ibuf
0.000
0.844
cnt_1_s0
1.811
2.144
n74_s
2.146
2.663
cnt_1_s0
2.663
=====
HOLD
0.895
2.541
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0
2.541
