// Seed: 1872690246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    inout logic id_5,
    input wire id_6
    , id_16,
    output wor id_7,
    output wire id_8,
    input supply0 id_9,
    output tri1 id_10,
    output wire id_11,
    input supply0 id_12,
    input supply0 id_13,
    output wire id_14
);
  always @(1) begin
    if (1 == 1)
      #1 begin
        fork
          begin
            id_5 <= 1;
            if (id_0) begin
              if ('b0 == id_3.id_1 || "" && id_5) begin
                disable id_17;
              end
              fork
                begin
                  assert (id_9);
                  @(posedge 1'b0);
                  $display(1, id_9);
                  id_10 = 1 & (id_9);
                  $display;
                end
              join
            end
          end
        join
      end
    else begin
      id_5 <= 1;
    end
  end
  module_0(
      id_16, id_16, id_16, id_16
  );
endmodule
