{
    "code": "module TopModule (\n    input logic [31:0] in,         // 32-bit input vector, unsigned\n    output logic [31:0] out        // 32-bit output vector, unsigned\n);\n\nalways @(*) begin\n    out[31:24] = in[7:0];    // First byte becomes last\n    out[23:16] = in[15:8];   // Second byte becomes third\n    out[15:8]  = in[23:16];  // Third byte becomes second\n    out[7:0]   = in[31:24];  // Last byte becomes first\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}