Running: D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/michael/Documents/GitHub/stopwatch/master_tb_isim_beh.exe -prj C:/Users/michael/Documents/GitHub/stopwatch/master_tb_beh.prj work.master_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/michael/Documents/GitHub/stopwatch/seven_segment.v" into library work
Analyzing Verilog file "C:/Users/michael/Documents/GitHub/stopwatch/display.v" into library work
Analyzing Verilog file "C:/Users/michael/Documents/GitHub/stopwatch/counter.v" into library work
Analyzing Verilog file "C:/Users/michael/Documents/GitHub/stopwatch/clock.v" into library work
Analyzing Verilog file "C:/Users/michael/Documents/GitHub/stopwatch/master_control.v" into library work
Analyzing Verilog file "C:/Users/michael/Documents/GitHub/stopwatch/master_tb.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/michael/Documents/GitHub/stopwatch/master_tb.v" Line 38: Target <seg> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/michael/Documents/GitHub/stopwatch/master_tb.v" Line 39: Target <an> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "C:/Users/michael/Documents/GitHub/stopwatch/master_control.v" Line 62: Size mismatch in connection of port <an>. Formal port size is 5-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module clock
Compiling module counter
Compiling module seven_segment
Compiling module display
Compiling module master_control
Compiling module master_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/michael/Documents/GitHub/stopwatch/master_tb_isim_beh.exe
Fuse Memory Usage: 26400 KB
Fuse CPU Usage: 421 ms
