# CPU

This repository hosts a simple design (written in Systemverilog) for a CPU that implements a subset of the ARMv8 ISA.

# Instruction Set
![instruction_set](docs/instruction_set.png)

# Control Table
![control table](docs/control_table.png)

# Diagram
There is a single-cycle version of the CPU and a pipelined (5 stages) version of the CPU

![single_cycle](docs/single_cycle.png)
![pipelined](docs/pipelined.png)
