

================================================================
== Vitis HLS Report for 'reconstructor_Pipeline_VITIS_LOOP_465_2'
================================================================
* Date:           Thu Oct 30 21:58:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      297|      297|  2.970 us|  2.970 us|  297|  297|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_464_1_VITIS_LOOP_465_2  |      295|      295|         8|          1|          1|   289|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.44>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_ftmap_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap_1"   --->   Operation 14 'read' 'output_ftmap_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln464_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln464"   --->   Operation 15 'read' 'zext_ln464_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pixel_h_cast2_i_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %pixel_h_cast2_i"   --->   Operation 16 'read' 'pixel_h_cast2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln464_cast = zext i10 %zext_ln464_read"   --->   Operation 17 'zext' 'zext_ln464_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pixel_h_cast2_i_cast = zext i9 %pixel_h_cast2_i_read"   --->   Operation 18 'zext' 'pixel_h_cast2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 65025, void @empty_36, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%first_iter_013 = phi i1 0, void %new.latch.for.inc.split.i, i1 1, void %newFuncRoot"   --->   Operation 24 'phi' 'first_iter_013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 25 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln464_1 = zext i5 %i_1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 27 'zext' 'zext_ln464_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.77ns)   --->   "%empty = add i10 %pixel_h_cast2_i_cast, i10 %zext_ln464_1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 28 'add' 'empty' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 29 'bitconcatenate' 'p_shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl_cast6_i = zext i20 %p_shl_i" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 30 'zext' 'p_shl_cast6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 31 'bitconcatenate' 'p_shl1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl1_cast7_i = zext i12 %p_shl1_i" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 32 'zext' 'p_shl1_cast7_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.89ns)   --->   "%empty_227 = sub i21 %p_shl_cast6_i, i21 %p_shl1_cast7_i" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 33 'sub' 'empty_227' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%icmp_ln464 = icmp_eq  i9 %indvar_flatten_load, i9 289" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 34 'icmp' 'icmp_ln464' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln464_3 = add i9 %indvar_flatten_load, i9 1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 35 'add' 'add_ln464_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln464 = br i1 %icmp_ln464, void %new.body.for.inc.i, void %reconstructor.exit.exitStub" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 36 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln464 = add i5 %i_1, i5 1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 38 'add' 'add_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.78ns)   --->   "%icmp_ln465 = icmp_eq  i5 %j_load, i5 17" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 39 'icmp' 'icmp_ln465' <Predicate = (!icmp_ln464)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.28ns)   --->   "%or_ln464 = or i1 %icmp_ln465, i1 %first_iter_013" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 40 'or' 'or_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%select_ln464 = select i1 %icmp_ln465, i5 0, i5 %j_load" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 41 'select' 'select_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.41ns)   --->   "%select_ln464_1 = select i1 %icmp_ln465, i5 %add_ln464, i5 %i_1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 42 'select' 'select_ln464_1' <Predicate = (!icmp_ln464)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln467 = zext i5 %select_ln464_1" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 43 'zext' 'zext_ln467' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln464_1, i4 0" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln467 = add i9 %tmp_1, i9 %zext_ln467" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 45 'add' 'add_ln467' <Predicate = (!icmp_ln464)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln464_2 = zext i5 %add_ln464" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 46 'zext' 'zext_ln464_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%p_mid1 = add i10 %pixel_h_cast2_i_cast, i10 %zext_ln464_2" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 47 'add' 'p_mid1' <Predicate = (!icmp_ln464)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl_i_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %p_mid1, i10 0" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 48 'bitconcatenate' 'p_shl_i_mid1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_cast6_i_mid1 = zext i20 %p_shl_i_mid1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 49 'zext' 'p_shl_cast6_i_mid1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl1_i_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %p_mid1, i2 0" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 50 'bitconcatenate' 'p_shl1_i_mid1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1_cast7_i_mid1 = zext i12 %p_shl1_i_mid1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 51 'zext' 'p_shl1_cast7_i_mid1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.89ns)   --->   "%p_mid17 = sub i21 %p_shl_cast6_i_mid1, i21 %p_shl1_cast7_i_mid1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 52 'sub' 'p_mid17' <Predicate = (!icmp_ln464)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln464_1)   --->   "%select_ln464_2 = select i1 %icmp_ln465, i21 %p_mid17, i21 %empty_227" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 53 'select' 'select_ln464_2' <Predicate = (!icmp_ln464)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln464_1)   --->   "%sext_ln464 = sext i21 %select_ln464_2" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 54 'sext' 'sext_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.90ns) (out node of the LUT)   --->   "%add_ln464_1 = add i22 %sext_ln464, i22 %zext_ln464_cast" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 55 'add' 'add_ln464_1' <Predicate = (!icmp_ln464)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln464_1 = sext i22 %add_ln464_1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 56 'sext' 'sext_ln464_1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.08ns)   --->   "%add_ln464_2 = add i64 %sext_ln464_1, i64 %output_ftmap_1_read" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 57 'add' 'add_ln464_2' <Predicate = (!icmp_ln464)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln465_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln464_2, i32 2, i32 63" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 58 'partselect' 'sext_ln465_mid2_v' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln467_1 = zext i5 %select_ln464" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 59 'zext' 'zext_ln467_1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln467_1 = add i9 %add_ln467, i9 %zext_ln467_1" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 60 'add' 'add_ln467_1' <Predicate = (!icmp_ln464)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln467_2 = zext i9 %add_ln467_1" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 61 'zext' 'zext_ln467_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%layer3_output_tile_0_addr = getelementptr i32 %layer3_output_tile_0, i64 0, i64 %zext_ln467_2" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 62 'getelementptr' 'layer3_output_tile_0_addr' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %or_ln464, void %for.inc.split.i, void %for.first.iter.for.inc.i" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 63 'br' 'br_ln465' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%layer3_output_tile_0_load = load i9 %layer3_output_tile_0_addr" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 64 'load' 'layer3_output_tile_0_load' <Predicate = (!icmp_ln464)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln465 = add i5 %select_ln464, i5 1" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 65 'add' 'add_ln465' <Predicate = (!icmp_ln464)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%icmp_ln465_1 = icmp_eq  i5 %add_ln465, i5 17" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 66 'icmp' 'icmp_ln465_1' <Predicate = (!icmp_ln464)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %icmp_ln465_1, void %new.latch.for.inc.split.i, void %last.iter.for.inc.split.i" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 67 'br' 'br_ln465' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln465 = store i9 %add_ln464_3, i9 %indvar_flatten" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 68 'store' 'store_ln465' <Predicate = (!icmp_ln464)> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln465 = store i5 %select_ln464_1, i5 %i" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 69 'store' 'store_ln465' <Predicate = (!icmp_ln464)> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln465 = store i5 %add_ln465, i5 %j" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 70 'store' 'store_ln465' <Predicate = (!icmp_ln464)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln465 = br void %for.inc.i" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 71 'br' 'br_ln465' <Predicate = (!icmp_ln464)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_464_1_VITIS_LOOP_465_2_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln464_2 = sext i62 %sext_ln465_mid2_v" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 74 'sext' 'sext_ln464_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln464_2" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 75 'getelementptr' 'gmem_out_addr' <Predicate = (or_ln464)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (7.30ns)   --->   "%empty_228 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_out_addr, i32 17" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 76 'writereq' 'empty_228' <Predicate = (or_ln464)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln465 = br void %for.inc.split.i" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 77 'br' 'br_ln465' <Predicate = (or_ln464)> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%layer3_output_tile_0_load = load i9 %layer3_output_tile_0_addr" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 78 'load' 'layer3_output_tile_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_out_addr_1 = getelementptr i32 %gmem_out, i64 %sext_ln464_2" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 79 'getelementptr' 'gmem_out_addr_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln466 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:466->src/srcnn.cpp:125]   --->   Operation 80 'specpipeline' 'specpipeline_ln466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln465 = specloopname void @_ssdm_op_SpecLoopName, void @empty_204" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 81 'specloopname' 'specloopname_ln465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln467 = bitcast i32 %layer3_output_tile_0_load" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 82 'bitcast' 'bitcast_ln467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (7.30ns)   --->   "%write_ln467 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_out_addr_1, i32 %bitcast_ln467, i4 15" [src/srcnn.cpp:467->src/srcnn.cpp:125]   --->   Operation 83 'write' 'write_ln467' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 84 [5/5] (7.30ns)   --->   "%empty_229 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 84 'writeresp' 'empty_229' <Predicate = (icmp_ln465_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 85 [4/5] (7.30ns)   --->   "%empty_229 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 85 'writeresp' 'empty_229' <Predicate = (icmp_ln465_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 86 [3/5] (7.30ns)   --->   "%empty_229 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 86 'writeresp' 'empty_229' <Predicate = (icmp_ln465_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 87 [2/5] (7.30ns)   --->   "%empty_229 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 87 'writeresp' 'empty_229' <Predicate = (icmp_ln465_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln464)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 88 [1/5] (7.30ns)   --->   "%empty_229 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:464->src/srcnn.cpp:125]   --->   Operation 88 'writeresp' 'empty_229' <Predicate = (icmp_ln465_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln465 = br void %new.latch.for.inc.split.i" [src/srcnn.cpp:465->src/srcnn.cpp:125]   --->   Operation 89 'br' 'br_ln465' <Predicate = (icmp_ln465_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixel_h_cast2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln464]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_tile_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 010000000]
i                         (alloca           ) [ 010000000]
indvar_flatten            (alloca           ) [ 010000000]
output_ftmap_1_read       (read             ) [ 000000000]
zext_ln464_read           (read             ) [ 000000000]
pixel_h_cast2_i_read      (read             ) [ 000000000]
zext_ln464_cast           (zext             ) [ 000000000]
pixel_h_cast2_i_cast      (zext             ) [ 000000000]
specinterface_ln0         (specinterface    ) [ 000000000]
store_ln0                 (store            ) [ 000000000]
store_ln0                 (store            ) [ 000000000]
store_ln0                 (store            ) [ 000000000]
br_ln0                    (br               ) [ 000000000]
first_iter_013            (phi              ) [ 010000000]
i_1                       (load             ) [ 000000000]
indvar_flatten_load       (load             ) [ 000000000]
zext_ln464_1              (zext             ) [ 000000000]
empty                     (add              ) [ 000000000]
p_shl_i                   (bitconcatenate   ) [ 000000000]
p_shl_cast6_i             (zext             ) [ 000000000]
p_shl1_i                  (bitconcatenate   ) [ 000000000]
p_shl1_cast7_i            (zext             ) [ 000000000]
empty_227                 (sub              ) [ 000000000]
icmp_ln464                (icmp             ) [ 011111111]
add_ln464_3               (add              ) [ 000000000]
br_ln464                  (br               ) [ 000000000]
j_load                    (load             ) [ 000000000]
add_ln464                 (add              ) [ 000000000]
icmp_ln465                (icmp             ) [ 000000000]
or_ln464                  (or               ) [ 011000000]
select_ln464              (select           ) [ 000000000]
select_ln464_1            (select           ) [ 000000000]
zext_ln467                (zext             ) [ 000000000]
tmp_1                     (bitconcatenate   ) [ 000000000]
add_ln467                 (add              ) [ 000000000]
zext_ln464_2              (zext             ) [ 000000000]
p_mid1                    (add              ) [ 000000000]
p_shl_i_mid1              (bitconcatenate   ) [ 000000000]
p_shl_cast6_i_mid1        (zext             ) [ 000000000]
p_shl1_i_mid1             (bitconcatenate   ) [ 000000000]
p_shl1_cast7_i_mid1       (zext             ) [ 000000000]
p_mid17                   (sub              ) [ 000000000]
select_ln464_2            (select           ) [ 000000000]
sext_ln464                (sext             ) [ 000000000]
add_ln464_1               (add              ) [ 000000000]
sext_ln464_1              (sext             ) [ 000000000]
add_ln464_2               (add              ) [ 000000000]
sext_ln465_mid2_v         (partselect       ) [ 011000000]
zext_ln467_1              (zext             ) [ 000000000]
add_ln467_1               (add              ) [ 000000000]
zext_ln467_2              (zext             ) [ 000000000]
layer3_output_tile_0_addr (getelementptr    ) [ 011000000]
br_ln465                  (br               ) [ 000000000]
add_ln465                 (add              ) [ 000000000]
icmp_ln465_1              (icmp             ) [ 011111111]
br_ln465                  (br               ) [ 000000000]
store_ln465               (store            ) [ 000000000]
store_ln465               (store            ) [ 000000000]
store_ln465               (store            ) [ 000000000]
br_ln465                  (br               ) [ 010000000]
specloopname_ln0          (specloopname     ) [ 000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000]
sext_ln464_2              (sext             ) [ 000000000]
gmem_out_addr             (getelementptr    ) [ 000000000]
empty_228                 (writereq         ) [ 000000000]
br_ln465                  (br               ) [ 000000000]
layer3_output_tile_0_load (load             ) [ 010100000]
gmem_out_addr_1           (getelementptr    ) [ 010111111]
specpipeline_ln466        (specpipeline     ) [ 000000000]
specloopname_ln465        (specloopname     ) [ 000000000]
bitcast_ln467             (bitcast          ) [ 000000000]
write_ln467               (write            ) [ 000000000]
empty_229                 (writeresp        ) [ 000000000]
br_ln465                  (br               ) [ 000000000]
ret_ln0                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixel_h_cast2_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_h_cast2_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln464">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln464"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_ftmap_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer3_output_tile_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_tile_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_464_1_VITIS_LOOP_465_2_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_204"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="output_ftmap_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln464_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln464_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="pixel_h_cast2_i_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel_h_cast2_i_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_228_writereq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_228/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln467_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="0" index="3" bw="1" slack="0"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln467/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_writeresp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_229/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="layer3_output_tile_0_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_output_tile_0_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_output_tile_0_load/1 "/>
</bind>
</comp>

<comp id="157" class="1005" name="first_iter_013_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_013 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="first_iter_013_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_013/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln464_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln464_cast/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="pixel_h_cast2_i_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pixel_h_cast2_i_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="9" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_1_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln464_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln464_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_shl_i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_shl_cast6_i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="20" slack="0"/>
<pin id="217" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast6_i/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_shl1_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_shl1_cast7_i_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast7_i/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_227_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="20" slack="0"/>
<pin id="233" dir="0" index="1" bw="12" slack="0"/>
<pin id="234" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_227/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln464_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln464/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln464_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln464_3/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="j_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln464_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln464/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln465_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln465/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln464_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln464/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln464_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln464/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln464_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln464_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln467_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln467/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln467_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln467/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln464_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln464_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_mid1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_shl_i_mid1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="20" slack="0"/>
<pin id="316" dir="0" index="1" bw="10" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i_mid1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_shl_cast6_i_mid1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="20" slack="0"/>
<pin id="324" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast6_i_mid1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_shl1_i_mid1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="0"/>
<pin id="328" dir="0" index="1" bw="10" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i_mid1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_shl1_cast7_i_mid1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast7_i_mid1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_mid17_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="20" slack="0"/>
<pin id="340" dir="0" index="1" bw="12" slack="0"/>
<pin id="341" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid17/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln464_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="21" slack="0"/>
<pin id="347" dir="0" index="2" bw="21" slack="0"/>
<pin id="348" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln464_2/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln464_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="21" slack="0"/>
<pin id="354" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln464/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln464_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="21" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln464_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln464_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="22" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln464_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln464_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="22" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln464_2/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln465_mid2_v_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="62" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="0" index="3" bw="7" slack="0"/>
<pin id="377" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln465_mid2_v/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln467_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln467_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln467_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="5" slack="0"/>
<pin id="389" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln467_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln467_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln467_2/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln465_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln465/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln465_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln465_1/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln465_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="0"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln465/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln465_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln465/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln465_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln465/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln464_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="62" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln464_2/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="gmem_out_addr_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="62" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="gmem_out_addr_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="62" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="bitcast_ln467_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln467/3 "/>
</bind>
</comp>

<comp id="444" class="1005" name="j_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="451" class="1005" name="i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="458" class="1005" name="indvar_flatten_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="465" class="1005" name="icmp_ln464_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln464 "/>
</bind>
</comp>

<comp id="469" class="1005" name="or_ln464_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln464 "/>
</bind>
</comp>

<comp id="473" class="1005" name="sext_ln465_mid2_v_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="62" slack="1"/>
<pin id="475" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln465_mid2_v "/>
</bind>
</comp>

<comp id="478" class="1005" name="layer3_output_tile_0_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="1"/>
<pin id="480" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer3_output_tile_0_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln465_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="3"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln465_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="layer3_output_tile_0_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_output_tile_0_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="gmem_out_addr_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="80" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="82" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="88" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="90" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="143"><net_src comp="92" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="112" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="118" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="172" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="201" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="201" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="215" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="194" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="194" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="256"><net_src comp="191" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="249" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="160" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="258" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="249" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="258" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="252" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="191" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="278" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="286" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="252" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="172" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="308" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="322" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="258" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="231" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="168" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="106" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="270" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="298" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="401"><net_src comp="270" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="243" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="278" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="397" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="431"><net_src comp="2" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="427" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="438"><net_src comp="2" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="424" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="447"><net_src comp="94" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="454"><net_src comp="98" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="461"><net_src comp="102" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="468"><net_src comp="237" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="264" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="372" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="481"><net_src comp="144" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="486"><net_src comp="403" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="151" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="495"><net_src comp="434" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: reconstructor_Pipeline_VITIS_LOOP_465_2 : pixel_h_cast2_i | {1 }
	Port: reconstructor_Pipeline_VITIS_LOOP_465_2 : zext_ln464 | {1 }
	Port: reconstructor_Pipeline_VITIS_LOOP_465_2 : output_ftmap_1 | {1 }
	Port: reconstructor_Pipeline_VITIS_LOOP_465_2 : layer3_output_tile_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		first_iter_013 : 1
		i_1 : 1
		indvar_flatten_load : 1
		zext_ln464_1 : 2
		empty : 3
		p_shl_i : 4
		p_shl_cast6_i : 5
		p_shl1_i : 4
		p_shl1_cast7_i : 5
		empty_227 : 6
		icmp_ln464 : 2
		add_ln464_3 : 2
		br_ln464 : 3
		j_load : 1
		add_ln464 : 2
		icmp_ln465 : 2
		or_ln464 : 3
		select_ln464 : 3
		select_ln464_1 : 3
		zext_ln467 : 4
		tmp_1 : 4
		add_ln467 : 5
		zext_ln464_2 : 3
		p_mid1 : 4
		p_shl_i_mid1 : 5
		p_shl_cast6_i_mid1 : 6
		p_shl1_i_mid1 : 5
		p_shl1_cast7_i_mid1 : 6
		p_mid17 : 7
		select_ln464_2 : 8
		sext_ln464 : 9
		add_ln464_1 : 10
		sext_ln464_1 : 11
		add_ln464_2 : 12
		sext_ln465_mid2_v : 13
		zext_ln467_1 : 4
		add_ln467_1 : 6
		zext_ln467_2 : 7
		layer3_output_tile_0_addr : 8
		br_ln465 : 3
		layer3_output_tile_0_load : 9
		add_ln465 : 4
		icmp_ln465_1 : 5
		br_ln465 : 6
		store_ln465 : 3
		store_ln465 : 4
		store_ln465 : 5
	State 2
		gmem_out_addr : 1
		empty_228 : 2
		gmem_out_addr_1 : 1
	State 3
		write_ln467 : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |           empty_fu_201           |    0    |    16   |
|          |        add_ln464_3_fu_243        |    0    |    16   |
|          |         add_ln464_fu_252         |    0    |    12   |
|          |         add_ln467_fu_298         |    0    |    18   |
|    add   |           p_mid1_fu_308          |    0    |    16   |
|          |        add_ln464_1_fu_356        |    0    |    28   |
|          |        add_ln464_2_fu_366        |    0    |    71   |
|          |        add_ln467_1_fu_386        |    0    |    18   |
|          |         add_ln465_fu_397         |    0    |    12   |
|----------|----------------------------------|---------|---------|
|    sub   |         empty_227_fu_231         |    0    |    27   |
|          |          p_mid17_fu_338          |    0    |    27   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln464_fu_237        |    0    |    16   |
|   icmp   |         icmp_ln465_fu_258        |    0    |    12   |
|          |        icmp_ln465_1_fu_403       |    0    |    12   |
|----------|----------------------------------|---------|---------|
|          |        select_ln464_fu_270       |    0    |    5    |
|  select  |       select_ln464_1_fu_278      |    0    |    5    |
|          |       select_ln464_2_fu_344      |    0    |    20   |
|----------|----------------------------------|---------|---------|
|    or    |          or_ln464_fu_264         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |  output_ftmap_1_read_read_fu_106 |    0    |    0    |
|   read   |    zext_ln464_read_read_fu_112   |    0    |    0    |
|          | pixel_h_cast2_i_read_read_fu_118 |    0    |    0    |
|----------|----------------------------------|---------|---------|
| writereq |     empty_228_writereq_fu_124    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln467_write_fu_131     |    0    |    0    |
|----------|----------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_139       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      zext_ln464_cast_fu_168      |    0    |    0    |
|          |    pixel_h_cast2_i_cast_fu_172   |    0    |    0    |
|          |        zext_ln464_1_fu_197       |    0    |    0    |
|          |       p_shl_cast6_i_fu_215       |    0    |    0    |
|          |       p_shl1_cast7_i_fu_227      |    0    |    0    |
|   zext   |         zext_ln467_fu_286        |    0    |    0    |
|          |        zext_ln464_2_fu_304       |    0    |    0    |
|          |     p_shl_cast6_i_mid1_fu_322    |    0    |    0    |
|          |    p_shl1_cast7_i_mid1_fu_334    |    0    |    0    |
|          |        zext_ln467_1_fu_382       |    0    |    0    |
|          |        zext_ln467_2_fu_392       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          p_shl_i_fu_207          |    0    |    0    |
|          |          p_shl1_i_fu_219         |    0    |    0    |
|bitconcatenate|           tmp_1_fu_290           |    0    |    0    |
|          |        p_shl_i_mid1_fu_314       |    0    |    0    |
|          |       p_shl1_i_mid1_fu_326       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         sext_ln464_fu_352        |    0    |    0    |
|   sext   |        sext_ln464_1_fu_362       |    0    |    0    |
|          |        sext_ln464_2_fu_424       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|     sext_ln465_mid2_v_fu_372     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   333   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      first_iter_013_reg_157     |    1   |
|     gmem_out_addr_1_reg_492     |   32   |
|            i_reg_451            |    5   |
|        icmp_ln464_reg_465       |    1   |
|       icmp_ln465_1_reg_483      |    1   |
|      indvar_flatten_reg_458     |    9   |
|            j_reg_444            |    5   |
|layer3_output_tile_0_addr_reg_478|    9   |
|layer3_output_tile_0_load_reg_487|   32   |
|         or_ln464_reg_469        |    1   |
|    sext_ln465_mid2_v_reg_473    |   62   |
+---------------------------------+--------+
|              Total              |   158  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   333  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   158  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   158  |   342  |
+-----------+--------+--------+--------+
