
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -88.66

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -1.10

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -1.10

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.qnt_cnt[0]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.04    0.39    0.30    1.90 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.39    0.00    1.90 ^ qnr.qnt_cnt[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.90   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.qnt_cnt[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  1.63   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.38    0.38 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dc_diff_doe (net)
                  0.08    0.00    0.38 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.04    0.39    0.30    1.90 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.39    0.00    1.90 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.90   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.09    7.91   library recovery time
                                  7.91   data required time
-----------------------------------------------------------------------------
                                  7.91   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  6.02   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.72    1.35    1.26    1.26 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.35    0.00    1.26 ^ _058020_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    10    0.63    0.26    0.24    1.50 ^ _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004448_ (net)
                  0.26    0.00    1.50 ^ _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    28    1.22    0.46    0.37    1.87 ^ _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004449_ (net)
                  0.46    0.00    1.87 ^ _058024_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    19    1.13    0.43    0.36    2.22 ^ _058024_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004452_ (net)
                  0.43    0.00    2.22 ^ _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    10    0.74    0.29    0.27    2.50 ^ _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004461_ (net)
                  0.29    0.00    2.50 ^ _058439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.40    0.27    0.25    2.75 ^ _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _004502_ (net)
                  0.27    0.00    2.75 ^ _059366_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.44    0.22    0.26    3.01 ^ _059366_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         _004578_ (net)
                  0.22    0.00    3.01 ^ _059376_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.06    0.22    0.16    3.17 v _059376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _029836_ (net)
                  0.22    0.00    3.17 v _059377_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.10    0.28    0.23    3.40 ^ _059377_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _028969_ (net)
                  0.28    0.00    3.40 ^ _093843_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.22    0.50    3.90 v _093843_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029072_ (net)
                  0.22    0.00    3.90 v _059378_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.14    4.04 ^ _059378_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029036_ (net)
                  0.16    0.00    4.04 ^ _093844_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.46    4.49 v _093844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029075_ (net)
                  0.17    0.00    4.49 v _067654_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    4.58 ^ _067654_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029078_ (net)
                  0.10    0.00    4.58 ^ _093845_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.28    4.86 ^ _093845_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029079_ (net)
                  0.16    0.00    4.86 ^ _064687_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    4.95 v _064687_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029117_ (net)
                  0.10    0.00    4.95 v _093859_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.53    5.48 ^ _093859_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029119_ (net)
                  0.18    0.00    5.48 ^ _093862_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.20    0.46    5.94 v _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029128_ (net)
                  0.20    0.00    5.94 v _093863_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.13    0.33    6.27 v _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029130_ (net)
                  0.13    0.00    6.27 v _080655_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.67    6.93 ^ _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013615_ (net)
                  0.09    0.00    6.93 ^ _080656_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.29    7.22 v _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013616_ (net)
                  0.08    0.00    7.22 v _080661_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.65    7.87 ^ _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013621_ (net)
                  0.07    0.00    7.87 ^ _080666_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.03    0.14    0.62    8.50 v _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013626_ (net)
                  0.14    0.00    8.50 v _080670_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.33    8.83 ^ _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013630_ (net)
                  0.07    0.00    8.83 ^ _080671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    8.98 ^ _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001642_ (net)
                  0.06    0.00    8.98 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  8.98   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                         -0.12    7.88   library setup time
                                  7.88   data required time
-----------------------------------------------------------------------------
                                  7.88   data required time
                                 -8.98   data arrival time
-----------------------------------------------------------------------------
                                 -1.10   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.04    0.39    0.30    1.90 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.39    0.00    1.90 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.90   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.09    7.91   library recovery time
                                  7.91   data required time
-----------------------------------------------------------------------------
                                  7.91   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  6.02   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.72    1.35    1.26    1.26 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.35    0.00    1.26 ^ _058020_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    10    0.63    0.26    0.24    1.50 ^ _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004448_ (net)
                  0.26    0.00    1.50 ^ _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    28    1.22    0.46    0.37    1.87 ^ _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004449_ (net)
                  0.46    0.00    1.87 ^ _058024_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    19    1.13    0.43    0.36    2.22 ^ _058024_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004452_ (net)
                  0.43    0.00    2.22 ^ _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    10    0.74    0.29    0.27    2.50 ^ _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004461_ (net)
                  0.29    0.00    2.50 ^ _058439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.40    0.27    0.25    2.75 ^ _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _004502_ (net)
                  0.27    0.00    2.75 ^ _059366_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.44    0.22    0.26    3.01 ^ _059366_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         _004578_ (net)
                  0.22    0.00    3.01 ^ _059376_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.06    0.22    0.16    3.17 v _059376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _029836_ (net)
                  0.22    0.00    3.17 v _059377_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.10    0.28    0.23    3.40 ^ _059377_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _028969_ (net)
                  0.28    0.00    3.40 ^ _093843_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.22    0.50    3.90 v _093843_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029072_ (net)
                  0.22    0.00    3.90 v _059378_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.14    4.04 ^ _059378_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029036_ (net)
                  0.16    0.00    4.04 ^ _093844_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.46    4.49 v _093844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029075_ (net)
                  0.17    0.00    4.49 v _067654_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    4.58 ^ _067654_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029078_ (net)
                  0.10    0.00    4.58 ^ _093845_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.28    4.86 ^ _093845_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029079_ (net)
                  0.16    0.00    4.86 ^ _064687_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    4.95 v _064687_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029117_ (net)
                  0.10    0.00    4.95 v _093859_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.53    5.48 ^ _093859_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029119_ (net)
                  0.18    0.00    5.48 ^ _093862_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.20    0.46    5.94 v _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029128_ (net)
                  0.20    0.00    5.94 v _093863_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.13    0.33    6.27 v _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029130_ (net)
                  0.13    0.00    6.27 v _080655_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.67    6.93 ^ _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013615_ (net)
                  0.09    0.00    6.93 ^ _080656_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.29    7.22 v _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013616_ (net)
                  0.08    0.00    7.22 v _080661_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.65    7.87 ^ _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013621_ (net)
                  0.07    0.00    7.87 ^ _080666_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.03    0.14    0.62    8.50 v _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013626_ (net)
                  0.14    0.00    8.50 v _080670_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.33    8.83 ^ _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013630_ (net)
                  0.07    0.00    8.83 ^ _080671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    8.98 ^ _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001642_ (net)
                  0.06    0.00    8.98 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  8.98   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                         -0.12    7.88   library setup time
                                  7.88   data required time
-----------------------------------------------------------------------------
                                  7.88   data required time
                                 -8.98   data arrival time
-----------------------------------------------------------------------------
                                 -1.10   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.4490803480148315

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5175

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2002934217453003

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8978

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 269

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   1.26    1.26 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.24    1.50 ^ _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.37    1.87 ^ _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.36    2.22 ^ _058024_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.27    2.50 ^ _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.25    2.75 ^ _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.26    3.01 ^ _059366_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.16    3.17 v _059376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.23    3.40 ^ _059377_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.50    3.90 v _093843_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.14    4.04 ^ _059378_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.46    4.49 v _093844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.09    4.58 ^ _067654_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    4.86 ^ _093845_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.09    4.95 v _064687_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.53    5.48 ^ _093859_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.46    5.94 v _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.33    6.27 v _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.67    6.93 ^ _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.29    7.22 v _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.65    7.87 ^ _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.62    8.50 v _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.33    8.83 ^ _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.15    8.98 ^ _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    8.98 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           8.98   data arrival time

   8.00    8.00   clock clk (rise edge)
   0.00    8.00   clock network delay (ideal)
   0.00    8.00   clock reconvergence pessimism
           8.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
  -0.12    7.88   library setup time
           7.88   data required time
---------------------------------------------------------
           7.88   data required time
          -8.98   data arrival time
---------------------------------------------------------
          -1.10   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.38 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.38   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.38   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
8.9835

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-1.1039

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-12.288084

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.24e+00   3.77e-01   2.61e-06   1.62e+00   5.2%
Combinational          1.89e+01   1.09e+01   1.12e-05   2.97e+01  94.8%
Clock                  0.00e+00   0.00e+00   3.48e-07   3.48e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.01e+01   1.12e+01   1.41e-05   3.14e+01 100.0%
                          64.2%      35.8%       0.0%
