// Seed: 778524782
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wire id_4,
    input tri id_5,
    output tri1 id_6,
    output tri id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output wand id_13
);
  assign id_2 = id_8;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2
    , id_16,
    input wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output tri id_13,
    input wor id_14
);
  wire id_17;
  assign id_16 = id_11;
  module_0(
      id_6, id_1, id_13, id_0, id_16, id_5, id_13, id_1, id_2, id_7, id_0, id_16, id_10, id_0
  );
  wire id_18;
endmodule
