\hypertarget{struct_l_p_c___p_i_n___i_n_t___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}
\label{struct_l_p_c___p_i_n___i_n_t___t}\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}


L\+P\+C18xx/43xx Pin Interrupt and Pattern Match register block structure.  




{\ttfamily \#include $<$pinint\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_aa4712e303826c4f50c0b69ffd8a3ecff}{I\+S\+EL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a3d38f040352ef92834598eaa3bc1d984}{I\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a46795e5ae5ba2c24b8d75c84b406a2d2}{S\+I\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_ae4c87e64e6141764f854f406162081dd}{C\+I\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_afc5d747cb3b672a0fde5c2cc100444b3}{I\+E\+NF}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a41b168f6056decabbc18b9336337d1df}{S\+I\+E\+NF}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a04ab7f0e571a2e496786159b8a983c38}{C\+I\+E\+NF}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a531a810d7097a9175434fc10bed8d900}{R\+I\+SE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_abd34712d9e113e4f925089fbc45998e3}{F\+A\+LL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a4c6f04cecd7e773be42dc6b5d7f5368a}{I\+ST}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
L\+P\+C18xx/43xx Pin Interrupt and Pattern Match register block structure. 

Definición en la línea 47 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!C\+I\+E\+NF@{C\+I\+E\+NF}}
\index{C\+I\+E\+NF@{C\+I\+E\+NF}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+I\+E\+NF}{CIENF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+I\+E\+NF}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a04ab7f0e571a2e496786159b8a983c38}{}\label{struct_l_p_c___p_i_n___i_n_t___t_a04ab7f0e571a2e496786159b8a983c38}
Clear Pin Interrupt Enable Falling Edge / Active Level address 

Definición en la línea 54 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!C\+I\+E\+NR@{C\+I\+E\+NR}}
\index{C\+I\+E\+NR@{C\+I\+E\+NR}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+I\+E\+NR}{CIENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+I\+E\+NR}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_ae4c87e64e6141764f854f406162081dd}{}\label{struct_l_p_c___p_i_n___i_n_t___t_ae4c87e64e6141764f854f406162081dd}
Clear Pin Interrupt Enable (Rising) register 

Definición en la línea 51 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!F\+A\+LL@{F\+A\+LL}}
\index{F\+A\+LL@{F\+A\+LL}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{F\+A\+LL}{FALL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+A\+LL}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_abd34712d9e113e4f925089fbc45998e3}{}\label{struct_l_p_c___p_i_n___i_n_t___t_abd34712d9e113e4f925089fbc45998e3}
Pin Interrupt Falling Edge register 

Definición en la línea 56 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!I\+E\+NF@{I\+E\+NF}}
\index{I\+E\+NF@{I\+E\+NF}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+E\+NF}{IENF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+E\+NF}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_afc5d747cb3b672a0fde5c2cc100444b3}{}\label{struct_l_p_c___p_i_n___i_n_t___t_afc5d747cb3b672a0fde5c2cc100444b3}
Pin Interrupt Enable Falling Edge / Active Level register 

Definición en la línea 52 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!I\+E\+NR@{I\+E\+NR}}
\index{I\+E\+NR@{I\+E\+NR}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+E\+NR}{IENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+E\+NR}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a3d38f040352ef92834598eaa3bc1d984}{}\label{struct_l_p_c___p_i_n___i_n_t___t_a3d38f040352ef92834598eaa3bc1d984}
Pin Interrupt Enable (Rising) register 

Definición en la línea 49 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!I\+S\+EL@{I\+S\+EL}}
\index{I\+S\+EL@{I\+S\+EL}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+S\+EL}{ISEL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+S\+EL}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_aa4712e303826c4f50c0b69ffd8a3ecff}{}\label{struct_l_p_c___p_i_n___i_n_t___t_aa4712e303826c4f50c0b69ffd8a3ecff}
$<$ P\+I\+N\+\_\+\+I\+NT Structure Pin Interrupt Mode register 

Definición en la línea 48 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!I\+ST@{I\+ST}}
\index{I\+ST@{I\+ST}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+ST}{IST}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ST}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a4c6f04cecd7e773be42dc6b5d7f5368a}{}\label{struct_l_p_c___p_i_n___i_n_t___t_a4c6f04cecd7e773be42dc6b5d7f5368a}
Pin Interrupt Status register 

Definición en la línea 57 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!R\+I\+SE@{R\+I\+SE}}
\index{R\+I\+SE@{R\+I\+SE}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+I\+SE}{RISE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+I\+SE}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a531a810d7097a9175434fc10bed8d900}{}\label{struct_l_p_c___p_i_n___i_n_t___t_a531a810d7097a9175434fc10bed8d900}
Pin Interrupt Rising Edge register 

Definición en la línea 55 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!S\+I\+E\+NF@{S\+I\+E\+NF}}
\index{S\+I\+E\+NF@{S\+I\+E\+NF}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+I\+E\+NF}{SIENF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+E\+NF}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a41b168f6056decabbc18b9336337d1df}{}\label{struct_l_p_c___p_i_n___i_n_t___t_a41b168f6056decabbc18b9336337d1df}
Set Pin Interrupt Enable Falling Edge / Active Level register 

Definición en la línea 53 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!S\+I\+E\+NR@{S\+I\+E\+NR}}
\index{S\+I\+E\+NR@{S\+I\+E\+NR}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+I\+E\+NR}{SIENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+I\+E\+NR}\hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a46795e5ae5ba2c24b8d75c84b406a2d2}{}\label{struct_l_p_c___p_i_n___i_n_t___t_a46795e5ae5ba2c24b8d75c84b406a2d2}
Set Pin Interrupt Enable (Rising) register 

Definición en la línea 50 del archivo pinint\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{pinint__18xx__43xx_8h}{pinint\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
