
W25Q_QSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e34  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080050cc  080050cc  000060cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080050f8  080050f8  000060f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005100  08005100  00006100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005104  08005104  00006104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000001c  24000000  08005108  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000074  2400001c  08005124  0000701c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000090  08005124  00007090  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000701c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000e3fc  00000000  00000000  0000704a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002118  00000000  00000000  00015446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000a98  00000000  00000000  00017560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000007f1  00000000  00000000  00017ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036b16  00000000  00000000  000187e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000e6a8  00000000  00000000  0004f2ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159d1c  00000000  00000000  0005d9a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b76c3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002a0c  00000000  00000000  001b7708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  001ba114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400001c 	.word	0x2400001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080050b4 	.word	0x080050b4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000020 	.word	0x24000020
 80002d4:	080050b4 	.word	0x080050b4

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b087      	sub	sp, #28
 80002ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002ee:	4b30      	ldr	r3, [pc, #192]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 80002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002f4:	4a2e      	ldr	r2, [pc, #184]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 80002f6:	f043 0310 	orr.w	r3, r3, #16
 80002fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80002fe:	4b2c      	ldr	r3, [pc, #176]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000304:	f003 0310 	and.w	r3, r3, #16
 8000308:	617b      	str	r3, [r7, #20]
 800030a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800030c:	4b28      	ldr	r3, [pc, #160]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800030e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000312:	4a27      	ldr	r2, [pc, #156]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000314:	f043 0304 	orr.w	r3, r3, #4
 8000318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800031c:	4b24      	ldr	r3, [pc, #144]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800031e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000322:	f003 0304 	and.w	r3, r3, #4
 8000326:	613b      	str	r3, [r7, #16]
 8000328:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800032a:	4b21      	ldr	r3, [pc, #132]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800032c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000330:	4a1f      	ldr	r2, [pc, #124]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000336:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800033a:	4b1d      	ldr	r3, [pc, #116]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800033c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000344:	60fb      	str	r3, [r7, #12]
 8000346:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000348:	4b19      	ldr	r3, [pc, #100]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800034a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800034e:	4a18      	ldr	r2, [pc, #96]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000350:	f043 0302 	orr.w	r3, r3, #2
 8000354:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000358:	4b15      	ldr	r3, [pc, #84]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800035a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800035e:	f003 0302 	and.w	r3, r3, #2
 8000362:	60bb      	str	r3, [r7, #8]
 8000364:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000366:	4b12      	ldr	r3, [pc, #72]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800036c:	4a10      	ldr	r2, [pc, #64]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800036e:	f043 0308 	orr.w	r3, r3, #8
 8000372:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000376:	4b0e      	ldr	r3, [pc, #56]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800037c:	f003 0308 	and.w	r3, r3, #8
 8000380:	607b      	str	r3, [r7, #4]
 8000382:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000384:	4b0a      	ldr	r3, [pc, #40]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800038a:	4a09      	ldr	r2, [pc, #36]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000394:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800039a:	f003 0301 	and.w	r3, r3, #1
 800039e:	603b      	str	r3, [r7, #0]
 80003a0:	683b      	ldr	r3, [r7, #0]

}
 80003a2:	bf00      	nop
 80003a4:	371c      	adds	r7, #28
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	58024400 	.word	0x58024400

080003b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b09a      	sub	sp, #104	@ 0x68
 80003b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint8_t status = 0;
 80003ba:	2300      	movs	r3, #0
 80003bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  uint8_t addr_mode = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint8_t qe = 0;
 80003c6:	2300      	movs	r3, #0
 80003c8:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
  uint8_t aJEDEC_ID[3];
  uint8_t sr1 = 0x00;
 80003cc:	2300      	movs	r3, #0
 80003ce:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  uint8_t sr2 = 0x02;
 80003d2:	2302      	movs	r3, #2
 80003d4:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  uint8_t readsr1 = 0x00;
 80003d8:	2300      	movs	r3, #0
 80003da:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint8_t readsr2 = 0x00;
 80003de:	2300      	movs	r3, #0
 80003e0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  uint8_t readsr3 = 0x00;
 80003e4:	2300      	movs	r3, #0
 80003e6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  const char *test_string = "QUAD_MODE_FUNCIONAL";
 80003ea:	4bb5      	ldr	r3, [pc, #724]	@ (80006c0 <main+0x30c>)
 80003ec:	663b      	str	r3, [r7, #96]	@ 0x60
  uint32_t string_len = strlen(test_string);
 80003ee:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80003f0:	f7ff ff72 	bl	80002d8 <strlen>
 80003f4:	65f8      	str	r0, [r7, #92]	@ 0x5c
  uint8_t read_buffer[64] = {0};
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	2240      	movs	r2, #64	@ 0x40
 80003fa:	2100      	movs	r1, #0
 80003fc:	4618      	mov	r0, r3
 80003fe:	f004 fe2d 	bl	800505c <memset>
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000402:	f000 fa47 	bl	8000894 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000406:	4baf      	ldr	r3, [pc, #700]	@ (80006c4 <main+0x310>)
 8000408:	695b      	ldr	r3, [r3, #20]
 800040a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800040e:	2b00      	cmp	r3, #0
 8000410:	d11b      	bne.n	800044a <main+0x96>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000412:	f3bf 8f4f 	dsb	sy
}
 8000416:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000418:	f3bf 8f6f 	isb	sy
}
 800041c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800041e:	4ba9      	ldr	r3, [pc, #676]	@ (80006c4 <main+0x310>)
 8000420:	2200      	movs	r2, #0
 8000422:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000426:	f3bf 8f4f 	dsb	sy
}
 800042a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800042c:	f3bf 8f6f 	isb	sy
}
 8000430:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000432:	4ba4      	ldr	r3, [pc, #656]	@ (80006c4 <main+0x310>)
 8000434:	695b      	ldr	r3, [r3, #20]
 8000436:	4aa3      	ldr	r2, [pc, #652]	@ (80006c4 <main+0x310>)
 8000438:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800043c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800043e:	f3bf 8f4f 	dsb	sy
}
 8000442:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000444:	f3bf 8f6f 	isb	sy
}
 8000448:	e000      	b.n	800044c <main+0x98>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800044a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800044c:	4b9d      	ldr	r3, [pc, #628]	@ (80006c4 <main+0x310>)
 800044e:	695b      	ldr	r3, [r3, #20]
 8000450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000454:	2b00      	cmp	r3, #0
 8000456:	d138      	bne.n	80004ca <main+0x116>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000458:	4b9a      	ldr	r3, [pc, #616]	@ (80006c4 <main+0x310>)
 800045a:	2200      	movs	r2, #0
 800045c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000460:	f3bf 8f4f 	dsb	sy
}
 8000464:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000466:	4b97      	ldr	r3, [pc, #604]	@ (80006c4 <main+0x310>)
 8000468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800046c:	65bb      	str	r3, [r7, #88]	@ 0x58

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800046e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000470:	0b5b      	lsrs	r3, r3, #13
 8000472:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000476:	657b      	str	r3, [r7, #84]	@ 0x54
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000478:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800047a:	08db      	lsrs	r3, r3, #3
 800047c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000480:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000482:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000484:	015a      	lsls	r2, r3, #5
 8000486:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800048a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800048c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800048e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000490:	498c      	ldr	r1, [pc, #560]	@ (80006c4 <main+0x310>)
 8000492:	4313      	orrs	r3, r2
 8000494:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000498:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800049a:	1e5a      	subs	r2, r3, #1
 800049c:	653a      	str	r2, [r7, #80]	@ 0x50
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d1ef      	bne.n	8000482 <main+0xce>
    } while(sets-- != 0U);
 80004a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80004a4:	1e5a      	subs	r2, r3, #1
 80004a6:	657a      	str	r2, [r7, #84]	@ 0x54
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d1e5      	bne.n	8000478 <main+0xc4>
  __ASM volatile ("dsb 0xF":::"memory");
 80004ac:	f3bf 8f4f 	dsb	sy
}
 80004b0:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80004b2:	4b84      	ldr	r3, [pc, #528]	@ (80006c4 <main+0x310>)
 80004b4:	695b      	ldr	r3, [r3, #20]
 80004b6:	4a83      	ldr	r2, [pc, #524]	@ (80006c4 <main+0x310>)
 80004b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80004bc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004be:	f3bf 8f4f 	dsb	sy
}
 80004c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004c4:	f3bf 8f6f 	isb	sy
}
 80004c8:	e000      	b.n	80004cc <main+0x118>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004ca:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004cc:	f001 fa62 	bl	8001994 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d0:	f000 f962 	bl	8000798 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f7ff ff08 	bl	80002e8 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 80004d8:	f000 fa16 	bl	8000908 <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80004dc:	2000      	movs	r0, #0
 80004de:	f001 f97d 	bl	80017dc <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80004e2:	2001      	movs	r0, #1
 80004e4:	f001 f97a 	bl	80017dc <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80004e8:	2002      	movs	r0, #2
 80004ea:	f001 f977 	bl	80017dc <BSP_LED_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  BSP_LED_On(LED_YELLOW);
 80004ee:	2001      	movs	r0, #1
 80004f0:	f001 f9ea 	bl	80018c8 <BSP_LED_On>
  status = QSPI_Software_Reset(&hqspi);
 80004f4:	4874      	ldr	r0, [pc, #464]	@ (80006c8 <main+0x314>)
 80004f6:	f000 fcc9 	bl	8000e8c <QSPI_Software_Reset>
 80004fa:	4603      	mov	r3, r0
 80004fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 8000500:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000504:	2b00      	cmp	r3, #0
 8000506:	d002      	beq.n	800050e <main+0x15a>
 8000508:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800050c:	e13d      	b.n	800078a <main+0x3d6>
  HAL_Delay(1);
 800050e:	2001      	movs	r0, #1
 8000510:	f001 fad2 	bl	8001ab8 <HAL_Delay>

  // 2. Esperar que el chip esté listo
  status = QSPI_Wait_For_Ready_Manual(&hqspi, 500);
 8000514:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000518:	486b      	ldr	r0, [pc, #428]	@ (80006c8 <main+0x314>)
 800051a:	f000 fb33 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 800051e:	4603      	mov	r3, r0
 8000520:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 8000524:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000528:	2b00      	cmp	r3, #0
 800052a:	d002      	beq.n	8000532 <main+0x17e>
 800052c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000530:	e12b      	b.n	800078a <main+0x3d6>

  // 3. Leer JEDEC ID para verificar comunicación
  status = QSPI_Read_JEDEC_ID(&hqspi, aJEDEC_ID);
 8000532:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000536:	4619      	mov	r1, r3
 8000538:	4863      	ldr	r0, [pc, #396]	@ (80006c8 <main+0x314>)
 800053a:	f000 fadb 	bl	8000af4 <QSPI_Read_JEDEC_ID>
 800053e:	4603      	mov	r3, r0
 8000540:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 8000544:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000548:	2b00      	cmp	r3, #0
 800054a:	d002      	beq.n	8000552 <main+0x19e>
 800054c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000550:	e11b      	b.n	800078a <main+0x3d6>
  if (aJEDEC_ID[0] != W25Q256JV_JEDEC_ID) return HAL_ERROR; // ID del fabricante Winbond (0xEF)
 8000552:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000556:	2bef      	cmp	r3, #239	@ 0xef
 8000558:	d001      	beq.n	800055e <main+0x1aa>
 800055a:	2301      	movs	r3, #1
 800055c:	e115      	b.n	800078a <main+0x3d6>

  // 4. Entrar en modo de 4 bytes (comando 0xB7)
  status = QSPI_Enter_4Byte_Mode(&hqspi);
 800055e:	485a      	ldr	r0, [pc, #360]	@ (80006c8 <main+0x314>)
 8000560:	f000 fedf 	bl	8001322 <QSPI_Enter_4Byte_Mode>
 8000564:	4603      	mov	r3, r0
 8000566:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 800056a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800056e:	2b00      	cmp	r3, #0
 8000570:	d002      	beq.n	8000578 <main+0x1c4>
 8000572:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000576:	e108      	b.n	800078a <main+0x3d6>

  status = QSPI_Wait_For_Ready_Manual(&hqspi, 500);
 8000578:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800057c:	4852      	ldr	r0, [pc, #328]	@ (80006c8 <main+0x314>)
 800057e:	f000 fb01 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8000582:	4603      	mov	r3, r0
 8000584:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 8000588:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800058c:	2b00      	cmp	r3, #0
 800058e:	d002      	beq.n	8000596 <main+0x1e2>
 8000590:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000594:	e0f9      	b.n	800078a <main+0x3d6>

  // 5. Verificar que realmente entró en modo 4-byte
  status = QSPI_Check_4Byte_Mode(&hqspi, &addr_mode);
 8000596:	f107 034f 	add.w	r3, r7, #79	@ 0x4f
 800059a:	4619      	mov	r1, r3
 800059c:	484a      	ldr	r0, [pc, #296]	@ (80006c8 <main+0x314>)
 800059e:	f000 fe06 	bl	80011ae <QSPI_Check_4Byte_Mode>
 80005a2:	4603      	mov	r3, r0
 80005a4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK || addr_mode == 0) return HAL_ERROR;
 80005a8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d103      	bne.n	80005b8 <main+0x204>
 80005b0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d101      	bne.n	80005bc <main+0x208>
 80005b8:	2301      	movs	r3, #1
 80005ba:	e0e6      	b.n	800078a <main+0x3d6>

  // 6. Habilitar modo Quad (QE bit)
  status = QSPI_Enable_Quad_Mode(&hqspi);
 80005bc:	4842      	ldr	r0, [pc, #264]	@ (80006c8 <main+0x314>)
 80005be:	f000 fbdb 	bl	8000d78 <QSPI_Enable_Quad_Mode>
 80005c2:	4603      	mov	r3, r0
 80005c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 80005c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d002      	beq.n	80005d6 <main+0x222>
 80005d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80005d4:	e0d9      	b.n	800078a <main+0x3d6>

  status = QSPI_Wait_For_Ready_Manual(&hqspi, 500);
 80005d6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005da:	483b      	ldr	r0, [pc, #236]	@ (80006c8 <main+0x314>)
 80005dc:	f000 fad2 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 80005e0:	4603      	mov	r3, r0
 80005e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 80005e6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d002      	beq.n	80005f4 <main+0x240>
 80005ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80005f2:	e0ca      	b.n	800078a <main+0x3d6>

  // 7. Verificar QE
  status = QSPI_Check_QE(&hqspi, &qe);
 80005f4:	f107 034e 	add.w	r3, r7, #78	@ 0x4e
 80005f8:	4619      	mov	r1, r3
 80005fa:	4833      	ldr	r0, [pc, #204]	@ (80006c8 <main+0x314>)
 80005fc:	f000 fe33 	bl	8001266 <QSPI_Check_QE>
 8000600:	4603      	mov	r3, r0
 8000602:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK || qe == 0) return HAL_ERROR;
 8000606:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800060a:	2b00      	cmp	r3, #0
 800060c:	d103      	bne.n	8000616 <main+0x262>
 800060e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000612:	2b00      	cmp	r3, #0
 8000614:	d101      	bne.n	800061a <main+0x266>
 8000616:	2301      	movs	r3, #1
 8000618:	e0b7      	b.n	800078a <main+0x3d6>

  status = QSPI_Clear_CMP(&hqspi);
 800061a:	482b      	ldr	r0, [pc, #172]	@ (80006c8 <main+0x314>)
 800061c:	f000 ff61 	bl	80014e2 <QSPI_Clear_CMP>
 8000620:	4603      	mov	r3, r0
 8000622:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 8000626:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800062a:	2b00      	cmp	r3, #0
 800062c:	d002      	beq.n	8000634 <main+0x280>
 800062e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000632:	e0aa      	b.n	800078a <main+0x3d6>

  status = QSPI_Read_Status_Reg1(&hqspi, &readsr1);
 8000634:	f107 0347 	add.w	r3, r7, #71	@ 0x47
 8000638:	4619      	mov	r1, r3
 800063a:	4823      	ldr	r0, [pc, #140]	@ (80006c8 <main+0x314>)
 800063c:	f000 faf1 	bl	8000c22 <QSPI_Read_Status_Reg1>
 8000640:	4603      	mov	r3, r0
 8000642:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 8000646:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800064a:	2b00      	cmp	r3, #0
 800064c:	d002      	beq.n	8000654 <main+0x2a0>
 800064e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000652:	e09a      	b.n	800078a <main+0x3d6>
  status = QSPI_Read_Status_Reg2(&hqspi, &readsr2);
 8000654:	f107 0346 	add.w	r3, r7, #70	@ 0x46
 8000658:	4619      	mov	r1, r3
 800065a:	481b      	ldr	r0, [pc, #108]	@ (80006c8 <main+0x314>)
 800065c:	f000 fb1a 	bl	8000c94 <QSPI_Read_Status_Reg2>
 8000660:	4603      	mov	r3, r0
 8000662:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 8000666:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800066a:	2b00      	cmp	r3, #0
 800066c:	d002      	beq.n	8000674 <main+0x2c0>
 800066e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000672:	e08a      	b.n	800078a <main+0x3d6>
  status = QSPI_Read_Status_Reg3(&hqspi, &readsr3);
 8000674:	f107 0345 	add.w	r3, r7, #69	@ 0x45
 8000678:	4619      	mov	r1, r3
 800067a:	4813      	ldr	r0, [pc, #76]	@ (80006c8 <main+0x314>)
 800067c:	f000 fb43 	bl	8000d06 <QSPI_Read_Status_Reg3>
 8000680:	4603      	mov	r3, r0
 8000682:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) return status;
 8000686:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800068a:	2b00      	cmp	r3, #0
 800068c:	d002      	beq.n	8000694 <main+0x2e0>
 800068e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000692:	e07a      	b.n	800078a <main+0x3d6>


  if (QSPI_Write_Status_Reg1(&hqspi, sr1) != HAL_OK) return HAL_ERROR;
 8000694:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000698:	4619      	mov	r1, r3
 800069a:	480b      	ldr	r0, [pc, #44]	@ (80006c8 <main+0x314>)
 800069c:	f000 fe91 	bl	80013c2 <QSPI_Write_Status_Reg1>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <main+0x2f6>
 80006a6:	2301      	movs	r3, #1
 80006a8:	e06f      	b.n	800078a <main+0x3d6>

  if (QSPI_Write_Status_Reg2(&hqspi, sr2) != HAL_OK) return HAL_ERROR;
 80006aa:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 80006ae:	4619      	mov	r1, r3
 80006b0:	4805      	ldr	r0, [pc, #20]	@ (80006c8 <main+0x314>)
 80006b2:	f000 fece 	bl	8001452 <QSPI_Write_Status_Reg2>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d007      	beq.n	80006cc <main+0x318>
 80006bc:	2301      	movs	r3, #1
 80006be:	e064      	b.n	800078a <main+0x3d6>
 80006c0:	080050cc 	.word	0x080050cc
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	24000038 	.word	0x24000038


  if (QSPI_Sector_Erase(&hqspi, TEST_ADDRESS) != HAL_OK) Error_Handler();
 80006cc:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80006d0:	4830      	ldr	r0, [pc, #192]	@ (8000794 <main+0x3e0>)
 80006d2:	f000 fc8a 	bl	8000fea <QSPI_Sector_Erase>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <main+0x32c>
 80006dc:	f000 f906 	bl	80008ec <Error_Handler>
  if (QSPI_Wait_For_Ready_Manual(&hqspi, 500) != HAL_OK) Error_Handler();
 80006e0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80006e4:	482b      	ldr	r0, [pc, #172]	@ (8000794 <main+0x3e0>)
 80006e6:	f000 fa4d 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <main+0x340>
 80006f0:	f000 f8fc 	bl	80008ec <Error_Handler>

  if (QSPI_Write_String_Quad(&hqspi, test_string, TEST_ADDRESS) != HAL_OK) Error_Handler();
 80006f4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80006f8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80006fa:	4826      	ldr	r0, [pc, #152]	@ (8000794 <main+0x3e0>)
 80006fc:	f000 fcb5 	bl	800106a <QSPI_Write_String_Quad>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <main+0x356>
 8000706:	f000 f8f1 	bl	80008ec <Error_Handler>
  if (QSPI_Wait_For_Ready_Manual(&hqspi, 500) != HAL_OK) Error_Handler();
 800070a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800070e:	4821      	ldr	r0, [pc, #132]	@ (8000794 <main+0x3e0>)
 8000710:	f000 fa38 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <main+0x36a>
 800071a:	f000 f8e7 	bl	80008ec <Error_Handler>


  memset(read_buffer, 0, sizeof(read_buffer));
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	2240      	movs	r2, #64	@ 0x40
 8000722:	2100      	movs	r1, #0
 8000724:	4618      	mov	r0, r3
 8000726:	f004 fc99 	bl	800505c <memset>
  if (QSPI_Read_Data_Quad(&hqspi, read_buffer, TEST_ADDRESS, string_len) != HAL_OK) Error_Handler();
 800072a:	1d39      	adds	r1, r7, #4
 800072c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800072e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000732:	4818      	ldr	r0, [pc, #96]	@ (8000794 <main+0x3e0>)
 8000734:	f000 fcf3 	bl	800111e <QSPI_Read_Data_Quad>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <main+0x38e>
 800073e:	f000 f8d5 	bl	80008ec <Error_Handler>
  if (QSPI_Wait_For_Ready_Manual(&hqspi, 500) != HAL_OK) Error_Handler();
 8000742:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000746:	4813      	ldr	r0, [pc, #76]	@ (8000794 <main+0x3e0>)
 8000748:	f000 fa1c 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <main+0x3a2>
 8000752:	f000 f8cb 	bl	80008ec <Error_Handler>

  //////////////////////////////////////////////////////////////////////////
  /////////////////////////////FIN DEL TEST/////////////////////////////////
  //////////////////////////////////////////////////////////////////////////
  if (memcmp(test_string, read_buffer, string_len) == 0)
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800075a:	4619      	mov	r1, r3
 800075c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800075e:	f004 fc6d 	bl	800503c <memcmp>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d106      	bne.n	8000776 <main+0x3c2>
  {
      // Éxito: Encender LED Verde
      BSP_LED_On(LED_GREEN);
 8000768:	2000      	movs	r0, #0
 800076a:	f001 f8ad 	bl	80018c8 <BSP_LED_On>
      BSP_LED_Off(LED_RED);
 800076e:	2002      	movs	r0, #2
 8000770:	f001 f8d4 	bl	800191c <BSP_LED_Off>
 8000774:	e005      	b.n	8000782 <main+0x3ce>
  }
  else
  {
      // Fallo de Lectura/Escritura: Encender LED Rojo
      BSP_LED_On(LED_RED);
 8000776:	2002      	movs	r0, #2
 8000778:	f001 f8a6 	bl	80018c8 <BSP_LED_On>
      BSP_LED_Off(LED_GREEN);
 800077c:	2000      	movs	r0, #0
 800077e:	f001 f8cd 	bl	800191c <BSP_LED_Off>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(50);
 8000782:	2032      	movs	r0, #50	@ 0x32
 8000784:	f001 f998 	bl	8001ab8 <HAL_Delay>
 8000788:	e7fb      	b.n	8000782 <main+0x3ce>
  }
  /* USER CODE END 3 */
}
 800078a:	4618      	mov	r0, r3
 800078c:	3768      	adds	r7, #104	@ 0x68
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	24000038 	.word	0x24000038

08000798 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b09c      	sub	sp, #112	@ 0x70
 800079c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007a2:	224c      	movs	r2, #76	@ 0x4c
 80007a4:	2100      	movs	r1, #0
 80007a6:	4618      	mov	r0, r3
 80007a8:	f004 fc58 	bl	800505c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	2220      	movs	r2, #32
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f004 fc52 	bl	800505c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007b8:	2002      	movs	r0, #2
 80007ba:	f001 fd03 	bl	80021c4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007be:	2300      	movs	r3, #0
 80007c0:	603b      	str	r3, [r7, #0]
 80007c2:	4b32      	ldr	r3, [pc, #200]	@ (800088c <SystemClock_Config+0xf4>)
 80007c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007c6:	4a31      	ldr	r2, [pc, #196]	@ (800088c <SystemClock_Config+0xf4>)
 80007c8:	f023 0301 	bic.w	r3, r3, #1
 80007cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80007ce:	4b2f      	ldr	r3, [pc, #188]	@ (800088c <SystemClock_Config+0xf4>)
 80007d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007d2:	f003 0301 	and.w	r3, r3, #1
 80007d6:	603b      	str	r3, [r7, #0]
 80007d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000890 <SystemClock_Config+0xf8>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007e0:	4a2b      	ldr	r2, [pc, #172]	@ (8000890 <SystemClock_Config+0xf8>)
 80007e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e6:	6193      	str	r3, [r2, #24]
 80007e8:	4b29      	ldr	r3, [pc, #164]	@ (8000890 <SystemClock_Config+0xf8>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007f0:	603b      	str	r3, [r7, #0]
 80007f2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007f4:	bf00      	nop
 80007f6:	4b26      	ldr	r3, [pc, #152]	@ (8000890 <SystemClock_Config+0xf8>)
 80007f8:	699b      	ldr	r3, [r3, #24]
 80007fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000802:	d1f8      	bne.n	80007f6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000804:	2301      	movs	r3, #1
 8000806:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000808:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800080c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080e:	2302      	movs	r3, #2
 8000810:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000812:	2302      	movs	r3, #2
 8000814:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000816:	2302      	movs	r3, #2
 8000818:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 800081a:	230c      	movs	r3, #12
 800081c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800081e:	2302      	movs	r3, #2
 8000820:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000822:	2303      	movs	r3, #3
 8000824:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000826:	2302      	movs	r3, #2
 8000828:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800082a:	230c      	movs	r3, #12
 800082c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800082e:	2302      	movs	r3, #2
 8000830:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000832:	2300      	movs	r3, #0
 8000834:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000836:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800083a:	4618      	mov	r0, r3
 800083c:	f002 f8da 	bl	80029f4 <HAL_RCC_OscConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000846:	f000 f851 	bl	80008ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084a:	233f      	movs	r3, #63	@ 0x3f
 800084c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084e:	2303      	movs	r3, #3
 8000850:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800085e:	2300      	movs	r3, #0
 8000860:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000862:	2300      	movs	r3, #0
 8000864:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000866:	2300      	movs	r3, #0
 8000868:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	2101      	movs	r1, #1
 800086e:	4618      	mov	r0, r3
 8000870:	f002 fd1a 	bl	80032a8 <HAL_RCC_ClockConfig>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800087a:	f000 f837 	bl	80008ec <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800087e:	f002 fec9 	bl	8003614 <HAL_RCC_EnableCSS>
}
 8000882:	bf00      	nop
 8000884:	3770      	adds	r7, #112	@ 0x70
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	58000400 	.word	0x58000400
 8000890:	58024800 	.word	0x58024800

08000894 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800089a:	463b      	mov	r3, r7
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80008a6:	f001 fa1b 	bl	8001ce0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80008aa:	2301      	movs	r3, #1
 80008ac:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80008b6:	231f      	movs	r3, #31
 80008b8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80008ba:	2387      	movs	r3, #135	@ 0x87
 80008bc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80008be:	2300      	movs	r3, #0
 80008c0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80008c2:	2300      	movs	r3, #0
 80008c4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80008c6:	2301      	movs	r3, #1
 80008c8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80008ca:	2301      	movs	r3, #1
 80008cc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80008ce:	2300      	movs	r3, #0
 80008d0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80008d2:	2300      	movs	r3, #0
 80008d4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80008d6:	463b      	mov	r3, r7
 80008d8:	4618      	mov	r0, r3
 80008da:	f001 fa39 	bl	8001d50 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80008de:	2004      	movs	r0, #4
 80008e0:	f001 fa16 	bl	8001d10 <HAL_MPU_Enable>

}
 80008e4:	bf00      	nop
 80008e6:	3710      	adds	r7, #16
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  // Si ocurre un error en cualquier paso
  BSP_LED_Off(LED_GREEN);
 80008f0:	2000      	movs	r0, #0
 80008f2:	f001 f813 	bl	800191c <BSP_LED_Off>
  BSP_LED_Off(LED_YELLOW);
 80008f6:	2001      	movs	r0, #1
 80008f8:	f001 f810 	bl	800191c <BSP_LED_Off>
  BSP_LED_On(LED_RED); // Fallo: LED Rojo Encendido Fijo
 80008fc:	2002      	movs	r0, #2
 80008fe:	f000 ffe3 	bl	80018c8 <BSP_LED_On>
  while(1){
 8000902:	bf00      	nop
 8000904:	e7fd      	b.n	8000902 <Error_Handler+0x16>
	...

08000908 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_Init 0 */
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */
  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 800090c:	4b12      	ldr	r3, [pc, #72]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 800090e:	4a13      	ldr	r2, [pc, #76]	@ (800095c <MX_QUADSPI_Init+0x54>)
 8000910:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000912:	4b11      	ldr	r3, [pc, #68]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 8000914:	2201      	movs	r2, #1
 8000916:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000918:	4b0f      	ldr	r3, [pc, #60]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 800091a:	2201      	movs	r2, #1
 800091c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800091e:	4b0e      	ldr	r3, [pc, #56]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 8000920:	2210      	movs	r2, #16
 8000922:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 25;
 8000924:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 8000926:	2219      	movs	r2, #25
 8000928:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 800092a:	4b0b      	ldr	r3, [pc, #44]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 800092c:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000930:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000932:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 8000934:	2200      	movs	r2, #0
 8000936:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000938:	4b07      	ldr	r3, [pc, #28]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800093e:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 8000940:	2200      	movs	r2, #0
 8000942:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000944:	4804      	ldr	r0, [pc, #16]	@ (8000958 <MX_QUADSPI_Init+0x50>)
 8000946:	f001 fc77 	bl	8002238 <HAL_QSPI_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000950:	f7ff ffcc 	bl	80008ec <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* USER CODE END QUADSPI_Init 2 */

}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}
 8000958:	24000038 	.word	0x24000038
 800095c:	52005000 	.word	0x52005000

08000960 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b0bc      	sub	sp, #240	@ 0xf0
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
 8000976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000978:	f107 0318 	add.w	r3, r7, #24
 800097c:	22c0      	movs	r2, #192	@ 0xc0
 800097e:	2100      	movs	r1, #0
 8000980:	4618      	mov	r0, r3
 8000982:	f004 fb6b 	bl	800505c <memset>
  if(qspiHandle->Instance==QUADSPI)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a55      	ldr	r2, [pc, #340]	@ (8000ae0 <HAL_QSPI_MspInit+0x180>)
 800098c:	4293      	cmp	r3, r2
 800098e:	f040 80a3 	bne.w	8000ad8 <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */
  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000992:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000996:	f04f 0300 	mov.w	r3, #0
 800099a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_PLL;
 800099e:	2310      	movs	r3, #16
 80009a0:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009a2:	f107 0318 	add.w	r3, r7, #24
 80009a6:	4618      	mov	r0, r3
 80009a8:	f002 ffda 	bl	8003960 <HAL_RCCEx_PeriphCLKConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 80009b2:	f7ff ff9b 	bl	80008ec <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80009b6:	4b4b      	ldr	r3, [pc, #300]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 80009b8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009bc:	4a49      	ldr	r2, [pc, #292]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 80009be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009c2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80009c6:	4b47      	ldr	r3, [pc, #284]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 80009c8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009d0:	617b      	str	r3, [r7, #20]
 80009d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80009d4:	4b43      	ldr	r3, [pc, #268]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 80009d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009da:	4a42      	ldr	r2, [pc, #264]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 80009dc:	f043 0310 	orr.w	r3, r3, #16
 80009e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009e4:	4b3f      	ldr	r3, [pc, #252]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 80009e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ea:	f003 0310 	and.w	r3, r3, #16
 80009ee:	613b      	str	r3, [r7, #16]
 80009f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	4b3c      	ldr	r3, [pc, #240]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 80009f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009f8:	4a3a      	ldr	r2, [pc, #232]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 80009fa:	f043 0302 	orr.w	r3, r3, #2
 80009fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a02:	4b38      	ldr	r3, [pc, #224]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 8000a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a08:	f003 0302 	and.w	r3, r3, #2
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a10:	4b34      	ldr	r3, [pc, #208]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 8000a12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a16:	4a33      	ldr	r2, [pc, #204]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 8000a18:	f043 0308 	orr.w	r3, r3, #8
 8000a1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a20:	4b30      	ldr	r3, [pc, #192]	@ (8000ae4 <HAL_QSPI_MspInit+0x184>)
 8000a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a26:	f003 0308 	and.w	r3, r3, #8
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a2e:	2304      	movs	r3, #4
 8000a30:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a34:	2302      	movs	r3, #2
 8000a36:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a40:	2303      	movs	r3, #3
 8000a42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000a46:	2309      	movs	r3, #9
 8000a48:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a4c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a50:	4619      	mov	r1, r3
 8000a52:	4825      	ldr	r0, [pc, #148]	@ (8000ae8 <HAL_QSPI_MspInit+0x188>)
 8000a54:	f001 f9ec 	bl	8001e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a58:	2304      	movs	r3, #4
 8000a5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5e:	2302      	movs	r3, #2
 8000a60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000a70:	2309      	movs	r3, #9
 8000a72:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a76:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	481b      	ldr	r0, [pc, #108]	@ (8000aec <HAL_QSPI_MspInit+0x18c>)
 8000a7e:	f001 f9d7 	bl	8001e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000a82:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000a86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a96:	2303      	movs	r3, #3
 8000a98:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000a9c:	2309      	movs	r3, #9
 8000a9e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aa2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4811      	ldr	r0, [pc, #68]	@ (8000af0 <HAL_QSPI_MspInit+0x190>)
 8000aaa:	f001 f9c1 	bl	8001e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000aae:	2340      	movs	r3, #64	@ 0x40
 8000ab0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac0:	2303      	movs	r3, #3
 8000ac2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000ac6:	230a      	movs	r3, #10
 8000ac8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000acc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4806      	ldr	r0, [pc, #24]	@ (8000aec <HAL_QSPI_MspInit+0x18c>)
 8000ad4:	f001 f9ac 	bl	8001e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000ad8:	bf00      	nop
 8000ada:	37f0      	adds	r7, #240	@ 0xf0
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	52005000 	.word	0x52005000
 8000ae4:	58024400 	.word	0x58024400
 8000ae8:	58021000 	.word	0x58021000
 8000aec:	58020400 	.word	0x58020400
 8000af0:	58020c00 	.word	0x58020c00

08000af4 <QSPI_Read_JEDEC_ID>:
}

/* USER CODE BEGIN 1 */

HAL_StatusTypeDef QSPI_Read_JEDEC_ID(QSPI_HandleTypeDef *hqspi, uint8_t *pData)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b092      	sub	sp, #72	@ 0x48
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status = HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
 8000b00:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    memset(&sCommand, 0, sizeof(sCommand));
 8000b04:	f107 030c 	add.w	r3, r7, #12
 8000b08:	2238      	movs	r2, #56	@ 0x38
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f004 faa5 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE; // Instrucción (0x9F) sale por IO0 (MOSI)
 8000b12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_READ_JEDEC_ID_CMD;  // 0x9F
 8000b18:	239f      	movs	r3, #159	@ 0x9f
 8000b1a:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;       // No hay fase de dirección
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000b20:	2300      	movs	r3, #0
 8000b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;        // Datos (3 Bytes) entran por IO1 (MISO)
 8000b24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b28:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;                       // Sin ciclos ficticios
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	623b      	str	r3, [r7, #32]
    sCommand.NbData            = W25Q256JV_JEDEC_ID_SIZE;           // Espera 3 bytes de datos
 8000b2e:	2303      	movs	r3, #3
 8000b30:	637b      	str	r3, [r7, #52]	@ 0x34
    // sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
    // sCommand.DdrHoldHalfCycle  = QSPI_DDR_HALF_CYCLE_DISABLE;
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000b32:	2300      	movs	r3, #0
 8000b34:	643b      	str	r3, [r7, #64]	@ 0x40

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000b36:	f107 030c 	add.w	r3, r7, #12
 8000b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b3e:	4619      	mov	r1, r3
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f001 fbed 	bl	8002320 <HAL_QSPI_Command>
 8000b46:	4603      	mov	r3, r0
 8000b48:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8000b4c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d002      	beq.n	8000b5a <QSPI_Read_JEDEC_ID+0x66>
    {
        return status;
 8000b54:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b58:	e010      	b.n	8000b7c <QSPI_Read_JEDEC_ID+0x88>
    }

    status = HAL_QSPI_Receive(hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b5e:	6839      	ldr	r1, [r7, #0]
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f001 fccd 	bl	8002500 <HAL_QSPI_Receive>
 8000b66:	4603      	mov	r3, r0
 8000b68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8000b6c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d002      	beq.n	8000b7a <QSPI_Read_JEDEC_ID+0x86>
    {
        return status;
 8000b74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b78:	e000      	b.n	8000b7c <QSPI_Read_JEDEC_ID+0x88>
    }

    return HAL_OK;
 8000b7a:	2300      	movs	r3, #0
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3748      	adds	r7, #72	@ 0x48
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <QSPI_Wait_For_Ready_Manual>:

    return HAL_QSPI_AutoPolling(hqspi, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Wait_For_Ready_Manual(QSPI_HandleTypeDef *hqspi, uint32_t timeout)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b092      	sub	sp, #72	@ 0x48
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	72fb      	strb	r3, [r7, #11]
    uint32_t tickstart = HAL_GetTick();
 8000b92:	f000 ff85 	bl	8001aa0 <HAL_GetTick>
 8000b96:	6478      	str	r0, [r7, #68]	@ 0x44

    memset(&sCommand, 0, sizeof(sCommand));
 8000b98:	f107 030c 	add.w	r3, r7, #12
 8000b9c:	2238      	movs	r2, #56	@ 0x38
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f004 fa5b 	bl	800505c <memset>
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000ba6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000baa:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction     = W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 8000bac:	2305      	movs	r3, #5
 8000bae:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode     = QSPI_ADDRESS_NONE;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode        = QSPI_DATA_1_LINE;
 8000bb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000bbc:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles     = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	623b      	str	r3, [r7, #32]
    sCommand.NbData          = 1;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	637b      	str	r3, [r7, #52]	@ 0x34

    do {
        if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000bc6:	f107 030c 	add.w	r3, r7, #12
 8000bca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bce:	4619      	mov	r1, r3
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	f001 fba5 	bl	8002320 <HAL_QSPI_Command>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <QSPI_Wait_For_Ready_Manual+0x5c>
            return HAL_ERROR;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e01c      	b.n	8000c1a <QSPI_Wait_For_Ready_Manual+0x96>

        if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000be0:	f107 030b 	add.w	r3, r7, #11
 8000be4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000be8:	4619      	mov	r1, r3
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f001 fc88 	bl	8002500 <HAL_QSPI_Receive>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <QSPI_Wait_For_Ready_Manual+0x76>
            return HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	e00f      	b.n	8000c1a <QSPI_Wait_For_Ready_Manual+0x96>

        if ((HAL_GetTick() - tickstart) > timeout)
 8000bfa:	f000 ff51 	bl	8001aa0 <HAL_GetTick>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	683a      	ldr	r2, [r7, #0]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d201      	bcs.n	8000c0e <QSPI_Wait_For_Ready_Manual+0x8a>
            return HAL_TIMEOUT;
 8000c0a:	2303      	movs	r3, #3
 8000c0c:	e005      	b.n	8000c1a <QSPI_Wait_For_Ready_Manual+0x96>

    } while (status & W25Q256JV_STATUS_REG1_BUSY_MASK);  // Bit 0 = BUSY
 8000c0e:	7afb      	ldrb	r3, [r7, #11]
 8000c10:	f003 0301 	and.w	r3, r3, #1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d1d6      	bne.n	8000bc6 <QSPI_Wait_For_Ready_Manual+0x42>

    return HAL_OK;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3748      	adds	r7, #72	@ 0x48
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <QSPI_Read_Status_Reg1>:

HAL_StatusTypeDef QSPI_Read_Status_Reg1(QSPI_HandleTypeDef *hqspi, uint8_t *value)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b090      	sub	sp, #64	@ 0x40
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
 8000c2a:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8000c2c:	f107 0308 	add.w	r3, r7, #8
 8000c30:	2238      	movs	r2, #56	@ 0x38
 8000c32:	2100      	movs	r1, #0
 8000c34:	4618      	mov	r0, r3
 8000c36:	f004 fa11 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000c3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c3e:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 8000c40:	2305      	movs	r3, #5
 8000c42:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000c44:	2300      	movs	r3, #0
 8000c46:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;     // Los datos (1 byte) vienen en 1 línea
 8000c4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
    sCommand.NbData            = 1;
 8000c56:	2301      	movs	r3, #1
 8000c58:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000c5a:	f107 0308 	add.w	r3, r7, #8
 8000c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c62:	4619      	mov	r1, r3
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f001 fb5b 	bl	8002320 <HAL_QSPI_Command>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <QSPI_Read_Status_Reg1+0x52>
 8000c70:	2301      	movs	r3, #1
 8000c72:	e00b      	b.n	8000c8c <QSPI_Read_Status_Reg1+0x6a>

    if (HAL_QSPI_Receive(hqspi, value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c78:	6839      	ldr	r1, [r7, #0]
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f001 fc40 	bl	8002500 <HAL_QSPI_Receive>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <QSPI_Read_Status_Reg1+0x68>
        return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e000      	b.n	8000c8c <QSPI_Read_Status_Reg1+0x6a>

    return HAL_OK;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3740      	adds	r7, #64	@ 0x40
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <QSPI_Read_Status_Reg2>:

HAL_StatusTypeDef QSPI_Read_Status_Reg2(QSPI_HandleTypeDef *hqspi, uint8_t *value)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b090      	sub	sp, #64	@ 0x40
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8000c9e:	f107 0308 	add.w	r3, r7, #8
 8000ca2:	2238      	movs	r2, #56	@ 0x38
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f004 f9d8 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000cac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cb0:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = 0x35; // Read Status Register-3
 8000cb2:	2335      	movs	r3, #53	@ 0x35
 8000cb4:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000cbe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61fb      	str	r3, [r7, #28]
    sCommand.NbData            = 1;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ccc:	f107 0308 	add.w	r3, r7, #8
 8000cd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f001 fb22 	bl	8002320 <HAL_QSPI_Command>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <QSPI_Read_Status_Reg2+0x52>
        return HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e00b      	b.n	8000cfe <QSPI_Read_Status_Reg2+0x6a>

    if (HAL_QSPI_Receive(hqspi, value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cea:	6839      	ldr	r1, [r7, #0]
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f001 fc07 	bl	8002500 <HAL_QSPI_Receive>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <QSPI_Read_Status_Reg2+0x68>
        return HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	e000      	b.n	8000cfe <QSPI_Read_Status_Reg2+0x6a>

    return HAL_OK;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3740      	adds	r7, #64	@ 0x40
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <QSPI_Read_Status_Reg3>:

HAL_StatusTypeDef QSPI_Read_Status_Reg3(QSPI_HandleTypeDef *hqspi, uint8_t *value)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b090      	sub	sp, #64	@ 0x40
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
 8000d0e:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8000d10:	f107 0308 	add.w	r3, r7, #8
 8000d14:	2238      	movs	r2, #56	@ 0x38
 8000d16:	2100      	movs	r1, #0
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f004 f99f 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000d1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d22:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = 0x15; // Read Status Register-3
 8000d24:	2315      	movs	r3, #21
 8000d26:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000d30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8000d36:	2300      	movs	r3, #0
 8000d38:	61fb      	str	r3, [r7, #28]
    sCommand.NbData            = 1;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d3e:	f107 0308 	add.w	r3, r7, #8
 8000d42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d46:	4619      	mov	r1, r3
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f001 fae9 	bl	8002320 <HAL_QSPI_Command>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <QSPI_Read_Status_Reg3+0x52>
        return HAL_ERROR;
 8000d54:	2301      	movs	r3, #1
 8000d56:	e00b      	b.n	8000d70 <QSPI_Read_Status_Reg3+0x6a>

    if (HAL_QSPI_Receive(hqspi, value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d5c:	6839      	ldr	r1, [r7, #0]
 8000d5e:	6878      	ldr	r0, [r7, #4]
 8000d60:	f001 fbce 	bl	8002500 <HAL_QSPI_Receive>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <QSPI_Read_Status_Reg3+0x68>
        return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e000      	b.n	8000d70 <QSPI_Read_Status_Reg3+0x6a>

    return HAL_OK;
 8000d6e:	2300      	movs	r3, #0
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3740      	adds	r7, #64	@ 0x40
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <QSPI_Enable_Quad_Mode>:

HAL_StatusTypeDef QSPI_Enable_Quad_Mode(QSPI_HandleTypeDef *hqspi)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b092      	sub	sp, #72	@ 0x48
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg_status2 = 0;
 8000d80:	2300      	movs	r3, #0
 8000d82:	73fb      	strb	r3, [r7, #15]

    memset(&sCommand, 0, sizeof(sCommand));
 8000d84:	f107 0310 	add.w	r3, r7, #16
 8000d88:	2238      	movs	r2, #56	@ 0x38
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f004 f965 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000d92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d96:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 8000d98:	2335      	movs	r3, #53	@ 0x35
 8000d9a:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000d9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000da0:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000da2:	2300      	movs	r3, #0
 8000da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000dae:	2301      	movs	r3, #1
 8000db0:	63bb      	str	r3, [r7, #56]	@ 0x38


    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000db2:	f107 0310 	add.w	r3, r7, #16
 8000db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dba:	4619      	mov	r1, r3
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f001 faaf 	bl	8002320 <HAL_QSPI_Command>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <QSPI_Enable_Quad_Mode+0x54>
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e05b      	b.n	8000e84 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Receive(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000dcc:	f107 030f 	add.w	r3, r7, #15
 8000dd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f001 fb92 	bl	8002500 <HAL_QSPI_Receive>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <QSPI_Enable_Quad_Mode+0x6e>
 8000de2:	2301      	movs	r3, #1
 8000de4:	e04e      	b.n	8000e84 <QSPI_Enable_Quad_Mode+0x10c>
    if ((reg_status2 & W25Q256JV_STATUS_REG2_QE_MASK) == W25Q256JV_STATUS_REG2_QE_MASK)
    {
        //return HAL_OK;
    }

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000de6:	f107 0310 	add.w	r3, r7, #16
 8000dea:	2238      	movs	r2, #56	@ 0x38
 8000dec:	2100      	movs	r1, #0
 8000dee:	4618      	mov	r0, r3
 8000df0:	f004 f934 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000df4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000df8:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // 0x06
 8000dfa:	2306      	movs	r3, #6
 8000dfc:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e02:	2300      	movs	r3, #0
 8000e04:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e12:	f107 0310 	add.w	r3, r7, #16
 8000e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f001 fa7f 	bl	8002320 <HAL_QSPI_Command>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <QSPI_Enable_Quad_Mode+0xb4>
        return HAL_ERROR;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	e02b      	b.n	8000e84 <QSPI_Enable_Quad_Mode+0x10c>

    reg_status2 |= W25Q256JV_STATUS_REG2_QE_MASK; // Establecer el Bit QE (0x02)
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
 8000e2e:	f043 0302 	orr.w	r3, r3, #2
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	73fb      	strb	r3, [r7, #15]

    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD;
 8000e36:	2331      	movs	r3, #49	@ 0x31
 8000e38:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000e3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e3e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000e40:	2301      	movs	r3, #1
 8000e42:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000e44:	f107 0310 	add.w	r3, r7, #16
 8000e48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f001 fa66 	bl	8002320 <HAL_QSPI_Command>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <QSPI_Enable_Quad_Mode+0xe6>
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e012      	b.n	8000e84 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Transmit(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000e5e:	f107 030f 	add.w	r3, r7, #15
 8000e62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e66:	4619      	mov	r1, r3
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f001 fab7 	bl	80023dc <HAL_QSPI_Transmit>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <QSPI_Enable_Quad_Mode+0x100>
 8000e74:	2301      	movs	r3, #1
 8000e76:	e005      	b.n	8000e84 <QSPI_Enable_Quad_Mode+0x10c>

    return QSPI_Wait_For_Ready_Manual(hqspi,5000);
 8000e78:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff fe81 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8000e82:	4603      	mov	r3, r0
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3748      	adds	r7, #72	@ 0x48
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <QSPI_Software_Reset>:

HAL_StatusTypeDef QSPI_Software_Reset(QSPI_HandleTypeDef *hqspi)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b092      	sub	sp, #72	@ 0x48
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000e94:	f107 030c 	add.w	r3, r7, #12
 8000e98:	2238      	movs	r2, #56	@ 0x38
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f004 f8dd 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ea2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_ENABLE_RESET_CMD;
 8000ea8:	2366      	movs	r3, #102	@ 0x66
 8000eaa:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	623b      	str	r3, [r7, #32]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000eb8:	f107 030c 	add.w	r3, r7, #12
 8000ebc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f001 fa2c 	bl	8002320 <HAL_QSPI_Command>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000ece:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d002      	beq.n	8000edc <QSPI_Software_Reset+0x50>
 8000ed6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000eda:	e014      	b.n	8000f06 <QSPI_Software_Reset+0x7a>

    sCommand.Instruction       = W25Q256JV_RESET_DEVICE_CMD;
 8000edc:	2399      	movs	r3, #153	@ 0x99
 8000ede:	60fb      	str	r3, [r7, #12]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000ee0:	f107 030c 	add.w	r3, r7, #12
 8000ee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ee8:	4619      	mov	r1, r3
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f001 fa18 	bl	8002320 <HAL_QSPI_Command>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000ef6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d002      	beq.n	8000f04 <QSPI_Software_Reset+0x78>
 8000efe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000f02:	e000      	b.n	8000f06 <QSPI_Software_Reset+0x7a>

    return HAL_OK;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3748      	adds	r7, #72	@ 0x48
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <QSPI_WriteEnable>:

HAL_StatusTypeDef QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b092      	sub	sp, #72	@ 0x48
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t status;

    // Esperar que no esté ocupado
    if (QSPI_Wait_For_Ready_Manual(hqspi, 500) != HAL_OK)
 8000f16:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff fe32 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <QSPI_WriteEnable+0x1c>
        return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e05b      	b.n	8000fe2 <QSPI_WriteEnable+0xd4>

    memset(&sCommand, 0, sizeof(sCommand));
 8000f2a:	f107 0310 	add.w	r3, r7, #16
 8000f2e:	2238      	movs	r2, #56	@ 0x38
 8000f30:	2100      	movs	r1, #0
 8000f32:	4618      	mov	r0, r3
 8000f34:	f004 f892 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000f38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = 0x06; // WRITE ENABLE
 8000f3e:	2306      	movs	r3, #6
 8000f40:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000f42:	2300      	movs	r3, #0
 8000f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000f46:	2300      	movs	r3, #0
 8000f48:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000f52:	2300      	movs	r3, #0
 8000f54:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f56:	f107 0310 	add.w	r3, r7, #16
 8000f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f5e:	4619      	mov	r1, r3
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f001 f9dd 	bl	8002320 <HAL_QSPI_Command>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <QSPI_WriteEnable+0x62>
        return HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	e038      	b.n	8000fe2 <QSPI_WriteEnable+0xd4>

    // Leer SR1 para confirmar WEL=1
    memset(&sCommand, 0, sizeof(sCommand));
 8000f70:	f107 0310 	add.w	r3, r7, #16
 8000f74:	2238      	movs	r2, #56	@ 0x38
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f004 f86f 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000f7e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f82:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = 0x05; // READ STATUS REGISTER-1
 8000f84:	2305      	movs	r3, #5
 8000f86:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000f8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f90:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000f92:	2301      	movs	r3, #1
 8000f94:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f9e:	f107 0310 	add.w	r3, r7, #16
 8000fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f001 f9b9 	bl	8002320 <HAL_QSPI_Command>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <QSPI_WriteEnable+0xaa>
        return HAL_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e014      	b.n	8000fe2 <QSPI_WriteEnable+0xd4>

    if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000fb8:	f107 030f 	add.w	r3, r7, #15
 8000fbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f001 fa9c 	bl	8002500 <HAL_QSPI_Receive>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <QSPI_WriteEnable+0xc4>
        return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e007      	b.n	8000fe2 <QSPI_WriteEnable+0xd4>

    if (!(status & 0x02)) // Bit 1 = WEL
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <QSPI_WriteEnable+0xd2>
        return HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e000      	b.n	8000fe2 <QSPI_WriteEnable+0xd4>

    return HAL_OK;
 8000fe0:	2300      	movs	r3, #0
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3748      	adds	r7, #72	@ 0x48
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <QSPI_Sector_Erase>:

HAL_StatusTypeDef QSPI_Sector_Erase(QSPI_HandleTypeDef *hqspi, uint32_t SectorAddress)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b090      	sub	sp, #64	@ 0x40
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
 8000ff2:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff ff8a 	bl	8000f0e <QSPI_WriteEnable>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <QSPI_Sector_Erase+0x1a>
        return HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	e02e      	b.n	8001062 <QSPI_Sector_Erase+0x78>

    memset(&sCommand, 0, sizeof(sCommand));
 8001004:	f107 0308 	add.w	r3, r7, #8
 8001008:	2238      	movs	r2, #56	@ 0x38
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f004 f825 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001012:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001016:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_SECTOR_ERASE_CMD; // 0x20
 8001018:	2320      	movs	r3, #32
 800101a:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 800101c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001020:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8001022:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001026:	617b      	str	r3, [r7, #20]
    sCommand.Address           = SectorAddress;
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	60fb      	str	r3, [r7, #12]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800102c:	2300      	movs	r3, #0
 800102e:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8001030:	2300      	movs	r3, #0
 8001032:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	61fb      	str	r3, [r7, #28]
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001038:	2300      	movs	r3, #0
 800103a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800103c:	f107 0308 	add.w	r3, r7, #8
 8001040:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001044:	4619      	mov	r1, r3
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f001 f96a 	bl	8002320 <HAL_QSPI_Command>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <QSPI_Sector_Erase+0x6c>
        return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e005      	b.n	8001062 <QSPI_Sector_Erase+0x78>

    return QSPI_Wait_For_Ready_Manual(hqspi, W25Q256JV_SECTOR_ERASE_MAX_TIME);
 8001056:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff fd92 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8001060:	4603      	mov	r3, r0
}
 8001062:	4618      	mov	r0, r3
 8001064:	3740      	adds	r7, #64	@ 0x40
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <QSPI_Write_String_Quad>:

    return QSPI_Wait_For_Ready_Manual(hqspi, 500);
}

HAL_StatusTypeDef QSPI_Write_String_Quad(QSPI_HandleTypeDef *hqspi, const char *pString, uint32_t Address)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b094      	sub	sp, #80	@ 0x50
 800106e:	af00      	add	r7, sp, #0
 8001070:	60f8      	str	r0, [r7, #12]
 8001072:	60b9      	str	r1, [r7, #8]
 8001074:	607a      	str	r2, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint32_t size = strlen(pString);
 8001076:	68b8      	ldr	r0, [r7, #8]
 8001078:	f7ff f92e 	bl	80002d8 <strlen>
 800107c:	64f8      	str	r0, [r7, #76]	@ 0x4c
    if (size > W25Q256JV_PAGE_SIZE) size = W25Q256JV_PAGE_SIZE;
 800107e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001080:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001084:	d902      	bls.n	800108c <QSPI_Write_String_Quad+0x22>
 8001086:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800108a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f7ff ff3e 	bl	8000f0e <QSPI_WriteEnable>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <QSPI_Write_String_Quad+0x32>
        return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e03c      	b.n	8001116 <QSPI_Write_String_Quad+0xac>

    memset(&sCommand, 0, sizeof(sCommand));
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	2238      	movs	r2, #56	@ 0x38
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f003 ffd9 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80010aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Instruction       = W25Q256JV_PAGE_PROGRAM_QUAD_INPUT_CMD; // 0x32
 80010b0:	2332      	movs	r3, #50	@ 0x32
 80010b2:	617b      	str	r3, [r7, #20]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 80010b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010b8:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 80010ba:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80010be:	623b      	str	r3, [r7, #32]
    sCommand.Address           = Address;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	61bb      	str	r3, [r7, #24]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80010c4:	2300      	movs	r3, #0
 80010c6:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataMode          = QSPI_DATA_4_LINES;  // escritura en Quad
 80010c8:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80010cc:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.NbData            = size;
 80010d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80010d6:	2300      	movs	r3, #0
 80010d8:	64bb      	str	r3, [r7, #72]	@ 0x48

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010e2:	4619      	mov	r1, r3
 80010e4:	68f8      	ldr	r0, [r7, #12]
 80010e6:	f001 f91b 	bl	8002320 <HAL_QSPI_Command>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <QSPI_Write_String_Quad+0x8a>
        return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e010      	b.n	8001116 <QSPI_Write_String_Quad+0xac>

    if (HAL_QSPI_Transmit(hqspi, (uint8_t *)pString, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010f8:	68b9      	ldr	r1, [r7, #8]
 80010fa:	68f8      	ldr	r0, [r7, #12]
 80010fc:	f001 f96e 	bl	80023dc <HAL_QSPI_Transmit>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <QSPI_Write_String_Quad+0xa0>
        return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e005      	b.n	8001116 <QSPI_Write_String_Quad+0xac>

    return QSPI_Wait_For_Ready_Manual(hqspi, 1000);
 800110a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800110e:	68f8      	ldr	r0, [r7, #12]
 8001110:	f7ff fd38 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8001114:	4603      	mov	r3, r0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3750      	adds	r7, #80	@ 0x50
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <QSPI_Read_Data_Quad>:

    return HAL_QSPI_Receive(hqspi, buffer, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Read_Data_Quad(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Address, uint32_t Size)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b092      	sub	sp, #72	@ 0x48
 8001122:	af00      	add	r7, sp, #0
 8001124:	60f8      	str	r0, [r7, #12]
 8001126:	60b9      	str	r1, [r7, #8]
 8001128:	607a      	str	r2, [r7, #4]
 800112a:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 800112c:	f107 0310 	add.w	r3, r7, #16
 8001130:	2238      	movs	r2, #56	@ 0x38
 8001132:	2100      	movs	r1, #0
 8001134:	4618      	mov	r0, r3
 8001136:	f003 ff91 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800113a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800113e:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = 0x6B;  // Fast Read Quad Output (1-1-4)
 8001140:	236b      	movs	r3, #107	@ 0x6b
 8001142:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8001144:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001148:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 800114a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800114e:	61fb      	str	r3, [r7, #28]
    sCommand.Address           = Address;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001154:	2300      	movs	r3, #0
 8001156:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001158:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 800115c:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 8;     // 8 dummy cycles típicos para 0x6B
 800115e:	2308      	movs	r3, #8
 8001160:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = Size;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001166:	2300      	movs	r3, #0
 8001168:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800116a:	f107 0310 	add.w	r3, r7, #16
 800116e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001172:	4619      	mov	r1, r3
 8001174:	68f8      	ldr	r0, [r7, #12]
 8001176:	f001 f8d3 	bl	8002320 <HAL_QSPI_Command>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <QSPI_Read_Data_Quad+0x66>
        return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e010      	b.n	80011a6 <QSPI_Read_Data_Quad+0x88>

    if (HAL_QSPI_Receive(hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001188:	68b9      	ldr	r1, [r7, #8]
 800118a:	68f8      	ldr	r0, [r7, #12]
 800118c:	f001 f9b8 	bl	8002500 <HAL_QSPI_Receive>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <QSPI_Read_Data_Quad+0x7c>
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e005      	b.n	80011a6 <QSPI_Read_Data_Quad+0x88>

    return QSPI_Wait_For_Ready_Manual(hqspi, 1000);
 800119a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800119e:	68f8      	ldr	r0, [r7, #12]
 80011a0:	f7ff fcf0 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 80011a4:	4603      	mov	r3, r0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3748      	adds	r7, #72	@ 0x48
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <QSPI_Check_4Byte_Mode>:
}



HAL_StatusTypeDef QSPI_Check_4Byte_Mode(QSPI_HandleTypeDef *hqspi, uint8_t *mode)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b092      	sub	sp, #72	@ 0x48
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg3 = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	73fb      	strb	r3, [r7, #15]

    if (QSPI_Wait_For_Ready_Manual(hqspi, 500) != HAL_OK)
 80011bc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f7ff fcdf 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <QSPI_Check_4Byte_Mode+0x22>
        return HAL_ERROR;
 80011cc:	2301      	movs	r3, #1
 80011ce:	e046      	b.n	800125e <QSPI_Check_4Byte_Mode+0xb0>

    memset(&sCommand, 0, sizeof(sCommand));
 80011d0:	f107 0310 	add.w	r3, r7, #16
 80011d4:	2238      	movs	r2, #56	@ 0x38
 80011d6:	2100      	movs	r1, #0
 80011d8:	4618      	mov	r0, r3
 80011da:	f003 ff3f 	bl	800505c <memset>

    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80011de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = 0x15; // READ STATUS REGISTER-3
 80011e4:	2315      	movs	r3, #21
 80011e6:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80011e8:	2300      	movs	r3, #0
 80011ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80011f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80011f4:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 80011fa:	2301      	movs	r3, #1
 80011fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80011fe:	2300      	movs	r3, #0
 8001200:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001202:	f107 0310 	add.w	r3, r7, #16
 8001206:	f241 3288 	movw	r2, #5000	@ 0x1388
 800120a:	4619      	mov	r1, r3
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f001 f887 	bl	8002320 <HAL_QSPI_Command>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <QSPI_Check_4Byte_Mode+0x6e>
        return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e020      	b.n	800125e <QSPI_Check_4Byte_Mode+0xb0>

    if (HAL_QSPI_Receive(hqspi, &status_reg3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800121c:	f107 030f 	add.w	r3, r7, #15
 8001220:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001224:	4619      	mov	r1, r3
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f001 f96a 	bl	8002500 <HAL_QSPI_Receive>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <QSPI_Check_4Byte_Mode+0x88>
        return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e013      	b.n	800125e <QSPI_Check_4Byte_Mode+0xb0>

    if (mode != NULL)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d005      	beq.n	8001248 <QSPI_Check_4Byte_Mode+0x9a>
        *mode = (status_reg3 & 0x01) ? 1 : 0;
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	b2da      	uxtb	r2, r3
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	701a      	strb	r2, [r3, #0]

    if (QSPI_Wait_For_Ready_Manual(hqspi, 500) != HAL_OK) return HAL_ERROR;
 8001248:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f7ff fc99 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <QSPI_Check_4Byte_Mode+0xae>
 8001258:	2301      	movs	r3, #1
 800125a:	e000      	b.n	800125e <QSPI_Check_4Byte_Mode+0xb0>
    return HAL_OK;
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3748      	adds	r7, #72	@ 0x48
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <QSPI_Check_QE>:

HAL_StatusTypeDef QSPI_Check_QE(QSPI_HandleTypeDef *hqspi, uint8_t *qe_state)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b092      	sub	sp, #72	@ 0x48
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
 800126e:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg2 = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	73fb      	strb	r3, [r7, #15]

    if (QSPI_Wait_For_Ready_Manual(hqspi, 500) != HAL_OK)
 8001274:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff fc83 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <QSPI_Check_QE+0x22>
        return HAL_ERROR;
 8001284:	2301      	movs	r3, #1
 8001286:	e048      	b.n	800131a <QSPI_Check_QE+0xb4>

    memset(&sCommand, 0, sizeof(sCommand));
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	2238      	movs	r2, #56	@ 0x38
 800128e:	2100      	movs	r1, #0
 8001290:	4618      	mov	r0, r3
 8001292:	f003 fee3 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001296:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800129a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = 0x35;  // READ SR2
 800129c:	2335      	movs	r3, #53	@ 0x35
 800129e:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80012a4:	2300      	movs	r3, #0
 80012a6:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80012a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80012ac:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 80012b2:	2301      	movs	r3, #1
 80012b4:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80012b6:	2300      	movs	r3, #0
 80012b8:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012ba:	f107 0310 	add.w	r3, r7, #16
 80012be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012c2:	4619      	mov	r1, r3
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f001 f82b 	bl	8002320 <HAL_QSPI_Command>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <QSPI_Check_QE+0x6e>
        return HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e022      	b.n	800131a <QSPI_Check_QE+0xb4>

    if (HAL_QSPI_Receive(hqspi, &reg2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012d4:	f107 030f 	add.w	r3, r7, #15
 80012d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012dc:	4619      	mov	r1, r3
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f001 f90e 	bl	8002500 <HAL_QSPI_Receive>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <QSPI_Check_QE+0x88>
        return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e015      	b.n	800131a <QSPI_Check_QE+0xb4>

    if (qe_state)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d007      	beq.n	8001304 <QSPI_Check_QE+0x9e>
        *qe_state = (reg2 & 0x02) ? 1 : 0;  // QE = bit 1 de SR2
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	105b      	asrs	r3, r3, #1
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	701a      	strb	r2, [r3, #0]


    if (QSPI_Wait_For_Ready_Manual(hqspi, 500) != HAL_OK) return HAL_ERROR;
 8001304:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fc3b 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <QSPI_Check_QE+0xb2>
 8001314:	2301      	movs	r3, #1
 8001316:	e000      	b.n	800131a <QSPI_Check_QE+0xb4>
    return HAL_OK;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3748      	adds	r7, #72	@ 0x48
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <QSPI_Enter_4Byte_Mode>:
    if (QSPI_Wait_For_Ready_Manual(hqspi, 500) != HAL_OK) return HAL_ERROR;
    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enter_4Byte_Mode(QSPI_HandleTypeDef *hqspi)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b092      	sub	sp, #72	@ 0x48
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_Wait_For_Ready_Manual(hqspi, 500) != HAL_OK)
 800132a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff fc28 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <QSPI_Enter_4Byte_Mode+0x1c>
        return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e03d      	b.n	80013ba <QSPI_Enter_4Byte_Mode+0x98>

    memset(&sCommand, 0, sizeof(sCommand));
 800133e:	f107 0310 	add.w	r3, r7, #16
 8001342:	2238      	movs	r2, #56	@ 0x38
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f003 fe88 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800134c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001350:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = 0xB7; // ENTER 4-BYTE ADDRESS MODE
 8001352:	23b7      	movs	r3, #183	@ 0xb7
 8001354:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001356:	2300      	movs	r3, #0
 8001358:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800135a:	2300      	movs	r3, #0
 800135c:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 800135e:	2300      	movs	r3, #0
 8001360:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001366:	2300      	movs	r3, #0
 8001368:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800136a:	f107 0310 	add.w	r3, r7, #16
 800136e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001372:	4619      	mov	r1, r3
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f000 ffd3 	bl	8002320 <HAL_QSPI_Command>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <QSPI_Enter_4Byte_Mode+0x62>
        return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e01a      	b.n	80013ba <QSPI_Enter_4Byte_Mode+0x98>

    if (QSPI_Wait_For_Ready_Manual(hqspi, 500) != HAL_OK)
 8001384:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff fbfb 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <QSPI_Enter_4Byte_Mode+0x76>
        return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e010      	b.n	80013ba <QSPI_Enter_4Byte_Mode+0x98>

    uint8_t ads = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	73fb      	strb	r3, [r7, #15]
    if (QSPI_Check_4Byte_Mode(hqspi, &ads) == HAL_OK && ads == 1)
 800139c:	f107 030f 	add.w	r3, r7, #15
 80013a0:	4619      	mov	r1, r3
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ff03 	bl	80011ae <QSPI_Check_4Byte_Mode>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d104      	bne.n	80013b8 <QSPI_Enter_4Byte_Mode+0x96>
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d101      	bne.n	80013b8 <QSPI_Enter_4Byte_Mode+0x96>
        return HAL_OK;
 80013b4:	2300      	movs	r3, #0
 80013b6:	e000      	b.n	80013ba <QSPI_Enter_4Byte_Mode+0x98>

    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3748      	adds	r7, #72	@ 0x48
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <QSPI_Write_Status_Reg1>:

    return HAL_ERROR;
}

HAL_StatusTypeDef QSPI_Write_Status_Reg1(QSPI_HandleTypeDef *hqspi, uint8_t value)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b090      	sub	sp, #64	@ 0x40
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
 80013ca:	460b      	mov	r3, r1
 80013cc:	70fb      	strb	r3, [r7, #3]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f7ff fd9d 	bl	8000f0e <QSPI_WriteEnable>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <QSPI_Write_Status_Reg1+0x1c>
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e035      	b.n	800144a <QSPI_Write_Status_Reg1+0x88>

    memset(&sCommand, 0, sizeof(sCommand));
 80013de:	f107 0308 	add.w	r3, r7, #8
 80013e2:	2238      	movs	r2, #56	@ 0x38
 80013e4:	2100      	movs	r1, #0
 80013e6:	4618      	mov	r0, r3
 80013e8:	f003 fe38 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80013ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013f0:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // 0x01
 80013f2:	2301      	movs	r3, #1
 80013f4:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80013f6:	2300      	movs	r3, #0
 80013f8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80013fa:	2300      	movs	r3, #0
 80013fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80013fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001402:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData            = 1;
 8001404:	2301      	movs	r3, #1
 8001406:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	61fb      	str	r3, [r7, #28]

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800140c:	f107 0308 	add.w	r3, r7, #8
 8001410:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001414:	4619      	mov	r1, r3
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f000 ff82 	bl	8002320 <HAL_QSPI_Command>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <QSPI_Write_Status_Reg1+0x64>
        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e011      	b.n	800144a <QSPI_Write_Status_Reg1+0x88>

    if (HAL_QSPI_Transmit(hqspi, &value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001426:	1cfb      	adds	r3, r7, #3
 8001428:	f241 3288 	movw	r2, #5000	@ 0x1388
 800142c:	4619      	mov	r1, r3
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f000 ffd4 	bl	80023dc <HAL_QSPI_Transmit>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <QSPI_Write_Status_Reg1+0x7c>
        return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e005      	b.n	800144a <QSPI_Write_Status_Reg1+0x88>

    return QSPI_Wait_For_Ready_Manual(hqspi, 500);
 800143e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fb9e 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8001448:	4603      	mov	r3, r0
}
 800144a:	4618      	mov	r0, r3
 800144c:	3740      	adds	r7, #64	@ 0x40
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <QSPI_Write_Status_Reg2>:


HAL_StatusTypeDef QSPI_Write_Status_Reg2(QSPI_HandleTypeDef *hqspi, uint8_t value)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b090      	sub	sp, #64	@ 0x40
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	460b      	mov	r3, r1
 800145c:	70fb      	strb	r3, [r7, #3]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7ff fd55 	bl	8000f0e <QSPI_WriteEnable>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <QSPI_Write_Status_Reg2+0x1c>
        return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e035      	b.n	80014da <QSPI_Write_Status_Reg2+0x88>

    memset(&sCommand, 0, sizeof(sCommand));
 800146e:	f107 0308 	add.w	r3, r7, #8
 8001472:	2238      	movs	r2, #56	@ 0x38
 8001474:	2100      	movs	r1, #0
 8001476:	4618      	mov	r0, r3
 8001478:	f003 fdf0 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800147c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001480:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD; // 0x31
 8001482:	2331      	movs	r3, #49	@ 0x31
 8001484:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001486:	2300      	movs	r3, #0
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800148a:	2300      	movs	r3, #0
 800148c:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 800148e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001492:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData            = 1;
 8001494:	2301      	movs	r3, #1
 8001496:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	61fb      	str	r3, [r7, #28]

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800149c:	f107 0308 	add.w	r3, r7, #8
 80014a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014a4:	4619      	mov	r1, r3
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f000 ff3a 	bl	8002320 <HAL_QSPI_Command>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <QSPI_Write_Status_Reg2+0x64>
        return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e011      	b.n	80014da <QSPI_Write_Status_Reg2+0x88>

    if (HAL_QSPI_Transmit(hqspi, &value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80014b6:	1cfb      	adds	r3, r7, #3
 80014b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014bc:	4619      	mov	r1, r3
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f000 ff8c 	bl	80023dc <HAL_QSPI_Transmit>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <QSPI_Write_Status_Reg2+0x7c>
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e005      	b.n	80014da <QSPI_Write_Status_Reg2+0x88>

    return QSPI_Wait_For_Ready_Manual(hqspi, 500);
 80014ce:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff fb56 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 80014d8:	4603      	mov	r3, r0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3740      	adds	r7, #64	@ 0x40
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <QSPI_Clear_CMP>:

HAL_StatusTypeDef QSPI_Clear_CMP(QSPI_HandleTypeDef *hqspi)
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b092      	sub	sp, #72	@ 0x48
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t data[2];

    // SR1 = 0x00 → sin BP, sin TB
    // SR2 = 0x02 → QE=1, CMP=0
    data[0] = 0x00;
 80014ea:	2300      	movs	r3, #0
 80014ec:	733b      	strb	r3, [r7, #12]
    data[1] = 0x02;
 80014ee:	2302      	movs	r3, #2
 80014f0:	737b      	strb	r3, [r7, #13]

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff fd0b 	bl	8000f0e <QSPI_WriteEnable>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <QSPI_Clear_CMP+0x20>
        return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e032      	b.n	8001568 <QSPI_Clear_CMP+0x86>

    memset(&sCommand, 0, sizeof(sCommand));
 8001502:	f107 0310 	add.w	r3, r7, #16
 8001506:	2238      	movs	r2, #56	@ 0x38
 8001508:	2100      	movs	r1, #0
 800150a:	4618      	mov	r0, r3
 800150c:	f003 fda6 	bl	800505c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001510:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001514:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = 0x01; // Write SR1+SR2 juntos
 8001516:	2301      	movs	r3, #1
 8001518:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800151a:	2300      	movs	r3, #0
 800151c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 800151e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001522:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 2;
 8001524:	2302      	movs	r3, #2
 8001526:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001528:	f107 0310 	add.w	r3, r7, #16
 800152c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001530:	4619      	mov	r1, r3
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f000 fef4 	bl	8002320 <HAL_QSPI_Command>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <QSPI_Clear_CMP+0x60>
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e012      	b.n	8001568 <QSPI_Clear_CMP+0x86>

    if (HAL_QSPI_Transmit(hqspi, data, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001542:	f107 030c 	add.w	r3, r7, #12
 8001546:	f241 3288 	movw	r2, #5000	@ 0x1388
 800154a:	4619      	mov	r1, r3
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f000 ff45 	bl	80023dc <HAL_QSPI_Transmit>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <QSPI_Clear_CMP+0x7a>
        return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e005      	b.n	8001568 <QSPI_Clear_CMP+0x86>

    return QSPI_Wait_For_Ready_Manual(hqspi, 500);
 800155c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff fb0f 	bl	8000b84 <QSPI_Wait_For_Ready_Manual>
 8001566:	4603      	mov	r3, r0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3748      	adds	r7, #72	@ 0x48
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <HAL_MspInit+0x30>)
 8001578:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800157c:	4a08      	ldr	r2, [pc, #32]	@ (80015a0 <HAL_MspInit+0x30>)
 800157e:	f043 0302 	orr.w	r3, r3, #2
 8001582:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001586:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <HAL_MspInit+0x30>)
 8001588:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	58024400 	.word	0x58024400

080015a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80015a8:	f002 f9be 	bl	8003928 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <NMI_Handler+0x8>

080015b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <HardFault_Handler+0x4>

080015b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <MemManage_Handler+0x4>

080015c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <BusFault_Handler+0x4>

080015c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <UsageFault_Handler+0x4>

080015d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr

080015de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015de:	b480      	push	{r7}
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr

080015fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fe:	f000 fa3b 	bl	8001a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}

08001606 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800160a:	2000      	movs	r0, #0
 800160c:	f000 f9b0 	bl	8001970 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}

08001614 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001618:	4b43      	ldr	r3, [pc, #268]	@ (8001728 <SystemInit+0x114>)
 800161a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800161e:	4a42      	ldr	r2, [pc, #264]	@ (8001728 <SystemInit+0x114>)
 8001620:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001624:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001628:	4b40      	ldr	r3, [pc, #256]	@ (800172c <SystemInit+0x118>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 030f 	and.w	r3, r3, #15
 8001630:	2b06      	cmp	r3, #6
 8001632:	d807      	bhi.n	8001644 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001634:	4b3d      	ldr	r3, [pc, #244]	@ (800172c <SystemInit+0x118>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f023 030f 	bic.w	r3, r3, #15
 800163c:	4a3b      	ldr	r2, [pc, #236]	@ (800172c <SystemInit+0x118>)
 800163e:	f043 0307 	orr.w	r3, r3, #7
 8001642:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001644:	4b3a      	ldr	r3, [pc, #232]	@ (8001730 <SystemInit+0x11c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a39      	ldr	r2, [pc, #228]	@ (8001730 <SystemInit+0x11c>)
 800164a:	f043 0301 	orr.w	r3, r3, #1
 800164e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001650:	4b37      	ldr	r3, [pc, #220]	@ (8001730 <SystemInit+0x11c>)
 8001652:	2200      	movs	r2, #0
 8001654:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001656:	4b36      	ldr	r3, [pc, #216]	@ (8001730 <SystemInit+0x11c>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	4935      	ldr	r1, [pc, #212]	@ (8001730 <SystemInit+0x11c>)
 800165c:	4b35      	ldr	r3, [pc, #212]	@ (8001734 <SystemInit+0x120>)
 800165e:	4013      	ands	r3, r2
 8001660:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001662:	4b32      	ldr	r3, [pc, #200]	@ (800172c <SystemInit+0x118>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0308 	and.w	r3, r3, #8
 800166a:	2b00      	cmp	r3, #0
 800166c:	d007      	beq.n	800167e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800166e:	4b2f      	ldr	r3, [pc, #188]	@ (800172c <SystemInit+0x118>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f023 030f 	bic.w	r3, r3, #15
 8001676:	4a2d      	ldr	r2, [pc, #180]	@ (800172c <SystemInit+0x118>)
 8001678:	f043 0307 	orr.w	r3, r3, #7
 800167c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800167e:	4b2c      	ldr	r3, [pc, #176]	@ (8001730 <SystemInit+0x11c>)
 8001680:	2200      	movs	r2, #0
 8001682:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001684:	4b2a      	ldr	r3, [pc, #168]	@ (8001730 <SystemInit+0x11c>)
 8001686:	2200      	movs	r2, #0
 8001688:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800168a:	4b29      	ldr	r3, [pc, #164]	@ (8001730 <SystemInit+0x11c>)
 800168c:	2200      	movs	r2, #0
 800168e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001690:	4b27      	ldr	r3, [pc, #156]	@ (8001730 <SystemInit+0x11c>)
 8001692:	4a29      	ldr	r2, [pc, #164]	@ (8001738 <SystemInit+0x124>)
 8001694:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001696:	4b26      	ldr	r3, [pc, #152]	@ (8001730 <SystemInit+0x11c>)
 8001698:	4a28      	ldr	r2, [pc, #160]	@ (800173c <SystemInit+0x128>)
 800169a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800169c:	4b24      	ldr	r3, [pc, #144]	@ (8001730 <SystemInit+0x11c>)
 800169e:	4a28      	ldr	r2, [pc, #160]	@ (8001740 <SystemInit+0x12c>)
 80016a0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80016a2:	4b23      	ldr	r3, [pc, #140]	@ (8001730 <SystemInit+0x11c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80016a8:	4b21      	ldr	r3, [pc, #132]	@ (8001730 <SystemInit+0x11c>)
 80016aa:	4a25      	ldr	r2, [pc, #148]	@ (8001740 <SystemInit+0x12c>)
 80016ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80016ae:	4b20      	ldr	r3, [pc, #128]	@ (8001730 <SystemInit+0x11c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80016b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001730 <SystemInit+0x11c>)
 80016b6:	4a22      	ldr	r2, [pc, #136]	@ (8001740 <SystemInit+0x12c>)
 80016b8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80016ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001730 <SystemInit+0x11c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80016c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001730 <SystemInit+0x11c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a1a      	ldr	r2, [pc, #104]	@ (8001730 <SystemInit+0x11c>)
 80016c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80016cc:	4b18      	ldr	r3, [pc, #96]	@ (8001730 <SystemInit+0x11c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80016d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001744 <SystemInit+0x130>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001748 <SystemInit+0x134>)
 80016d8:	4013      	ands	r3, r2
 80016da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80016de:	d202      	bcs.n	80016e6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80016e0:	4b1a      	ldr	r3, [pc, #104]	@ (800174c <SystemInit+0x138>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80016e6:	4b12      	ldr	r3, [pc, #72]	@ (8001730 <SystemInit+0x11c>)
 80016e8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d113      	bne.n	800171c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80016f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001730 <SystemInit+0x11c>)
 80016f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001730 <SystemInit+0x11c>)
 80016fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001700:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001704:	4b12      	ldr	r3, [pc, #72]	@ (8001750 <SystemInit+0x13c>)
 8001706:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800170a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800170c:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <SystemInit+0x11c>)
 800170e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001712:	4a07      	ldr	r2, [pc, #28]	@ (8001730 <SystemInit+0x11c>)
 8001714:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001718:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	e000ed00 	.word	0xe000ed00
 800172c:	52002000 	.word	0x52002000
 8001730:	58024400 	.word	0x58024400
 8001734:	eaf6ed7f 	.word	0xeaf6ed7f
 8001738:	02020200 	.word	0x02020200
 800173c:	01ff0000 	.word	0x01ff0000
 8001740:	01010280 	.word	0x01010280
 8001744:	5c001000 	.word	0x5c001000
 8001748:	ffff0000 	.word	0xffff0000
 800174c:	51008108 	.word	0x51008108
 8001750:	52004000 	.word	0x52004000

08001754 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001758:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <ExitRun0Mode+0x2c>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	4a08      	ldr	r2, [pc, #32]	@ (8001780 <ExitRun0Mode+0x2c>)
 800175e:	f043 0302 	orr.w	r3, r3, #2
 8001762:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001764:	bf00      	nop
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <ExitRun0Mode+0x2c>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d0f9      	beq.n	8001766 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001772:	bf00      	nop
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	58024800 	.word	0x58024800

08001784 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001784:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80017c0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001788:	f7ff ffe4 	bl	8001754 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800178c:	f7ff ff42 	bl	8001614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001790:	480c      	ldr	r0, [pc, #48]	@ (80017c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001792:	490d      	ldr	r1, [pc, #52]	@ (80017c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001794:	4a0d      	ldr	r2, [pc, #52]	@ (80017cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001796:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001798:	e002      	b.n	80017a0 <LoopCopyDataInit>

0800179a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800179a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800179c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800179e:	3304      	adds	r3, #4

080017a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a4:	d3f9      	bcc.n	800179a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017a6:	4a0a      	ldr	r2, [pc, #40]	@ (80017d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017a8:	4c0a      	ldr	r4, [pc, #40]	@ (80017d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017ac:	e001      	b.n	80017b2 <LoopFillZerobss>

080017ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b0:	3204      	adds	r2, #4

080017b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b4:	d3fb      	bcc.n	80017ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017b6:	f003 fc59 	bl	800506c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017ba:	f7fe fdfb 	bl	80003b4 <main>
  bx  lr
 80017be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017c0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80017c4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80017c8:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 80017cc:	08005108 	.word	0x08005108
  ldr r2, =_sbss
 80017d0:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 80017d4:	24000090 	.word	0x24000090

080017d8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017d8:	e7fe      	b.n	80017d8 <ADC3_IRQHandler>
	...

080017dc <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08c      	sub	sp, #48	@ 0x30
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d009      	beq.n	8001804 <BSP_LED_Init+0x28>
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d006      	beq.n	8001804 <BSP_LED_Init+0x28>
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d003      	beq.n	8001804 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80017fc:	f06f 0301 	mvn.w	r3, #1
 8001800:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001802:	e055      	b.n	80018b0 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10f      	bne.n	800182a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800180a:	4b2c      	ldr	r3, [pc, #176]	@ (80018bc <BSP_LED_Init+0xe0>)
 800180c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001810:	4a2a      	ldr	r2, [pc, #168]	@ (80018bc <BSP_LED_Init+0xe0>)
 8001812:	f043 0302 	orr.w	r3, r3, #2
 8001816:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800181a:	4b28      	ldr	r3, [pc, #160]	@ (80018bc <BSP_LED_Init+0xe0>)
 800181c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	e021      	b.n	800186e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d10f      	bne.n	8001850 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001830:	4b22      	ldr	r3, [pc, #136]	@ (80018bc <BSP_LED_Init+0xe0>)
 8001832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001836:	4a21      	ldr	r2, [pc, #132]	@ (80018bc <BSP_LED_Init+0xe0>)
 8001838:	f043 0310 	orr.w	r3, r3, #16
 800183c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001840:	4b1e      	ldr	r3, [pc, #120]	@ (80018bc <BSP_LED_Init+0xe0>)
 8001842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001846:	f003 0310 	and.w	r3, r3, #16
 800184a:	613b      	str	r3, [r7, #16]
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	e00e      	b.n	800186e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001850:	4b1a      	ldr	r3, [pc, #104]	@ (80018bc <BSP_LED_Init+0xe0>)
 8001852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001856:	4a19      	ldr	r2, [pc, #100]	@ (80018bc <BSP_LED_Init+0xe0>)
 8001858:	f043 0302 	orr.w	r3, r3, #2
 800185c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001860:	4b16      	ldr	r3, [pc, #88]	@ (80018bc <BSP_LED_Init+0xe0>)
 8001862:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	4a13      	ldr	r2, [pc, #76]	@ (80018c0 <BSP_LED_Init+0xe4>)
 8001872:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001876:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001878:	2301      	movs	r3, #1
 800187a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001880:	2303      	movs	r3, #3
 8001882:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	4a0f      	ldr	r2, [pc, #60]	@ (80018c4 <BSP_LED_Init+0xe8>)
 8001888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188c:	f107 0218 	add.w	r2, r7, #24
 8001890:	4611      	mov	r1, r2
 8001892:	4618      	mov	r0, r3
 8001894:	f000 facc 	bl	8001e30 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	4a0a      	ldr	r2, [pc, #40]	@ (80018c4 <BSP_LED_Init+0xe8>)
 800189c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	4a07      	ldr	r2, [pc, #28]	@ (80018c0 <BSP_LED_Init+0xe4>)
 80018a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018a8:	2200      	movs	r2, #0
 80018aa:	4619      	mov	r1, r3
 80018ac:	f000 fc70 	bl	8002190 <HAL_GPIO_WritePin>
  }

  return ret;
 80018b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3730      	adds	r7, #48	@ 0x30
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	58024400 	.word	0x58024400
 80018c0:	080050f0 	.word	0x080050f0
 80018c4:	24000008 	.word	0x24000008

080018c8 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d009      	beq.n	80018f0 <BSP_LED_On+0x28>
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d006      	beq.n	80018f0 <BSP_LED_On+0x28>
 80018e2:	79fb      	ldrb	r3, [r7, #7]
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d003      	beq.n	80018f0 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80018e8:	f06f 0301 	mvn.w	r3, #1
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	e00b      	b.n	8001908 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	4a08      	ldr	r2, [pc, #32]	@ (8001914 <BSP_LED_On+0x4c>)
 80018f4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	4a07      	ldr	r2, [pc, #28]	@ (8001918 <BSP_LED_On+0x50>)
 80018fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001900:	2201      	movs	r2, #1
 8001902:	4619      	mov	r1, r3
 8001904:	f000 fc44 	bl	8002190 <HAL_GPIO_WritePin>
  }

  return ret;
 8001908:	68fb      	ldr	r3, [r7, #12]
}
 800190a:	4618      	mov	r0, r3
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	24000008 	.word	0x24000008
 8001918:	080050f0 	.word	0x080050f0

0800191c <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d009      	beq.n	8001944 <BSP_LED_Off+0x28>
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d006      	beq.n	8001944 <BSP_LED_Off+0x28>
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	2b02      	cmp	r3, #2
 800193a:	d003      	beq.n	8001944 <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800193c:	f06f 0301 	mvn.w	r3, #1
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	e00b      	b.n	800195c <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	4a08      	ldr	r2, [pc, #32]	@ (8001968 <BSP_LED_Off+0x4c>)
 8001948:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	4a07      	ldr	r2, [pc, #28]	@ (800196c <BSP_LED_Off+0x50>)
 8001950:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001954:	2200      	movs	r2, #0
 8001956:	4619      	mov	r1, r3
 8001958:	f000 fc1a 	bl	8002190 <HAL_GPIO_WritePin>
  }

  return ret;
 800195c:	68fb      	ldr	r3, [r7, #12]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	24000008 	.word	0x24000008
 800196c:	080050f0 	.word	0x080050f0

08001970 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	4a04      	ldr	r2, [pc, #16]	@ (8001990 <BSP_PB_IRQHandler+0x20>)
 8001980:	4413      	add	r3, r2
 8001982:	4618      	mov	r0, r3
 8001984:	f000 fa24 	bl	8001dd0 <HAL_EXTI_IRQHandler>
}
 8001988:	bf00      	nop
 800198a:	3708      	adds	r7, #8
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	24000084 	.word	0x24000084

08001994 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800199a:	2003      	movs	r0, #3
 800199c:	f000 f96e 	bl	8001c7c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019a0:	f001 fe48 	bl	8003634 <HAL_RCC_GetSysClockFreq>
 80019a4:	4602      	mov	r2, r0
 80019a6:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <HAL_Init+0x68>)
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	0a1b      	lsrs	r3, r3, #8
 80019ac:	f003 030f 	and.w	r3, r3, #15
 80019b0:	4913      	ldr	r1, [pc, #76]	@ (8001a00 <HAL_Init+0x6c>)
 80019b2:	5ccb      	ldrb	r3, [r1, r3]
 80019b4:	f003 031f 	and.w	r3, r3, #31
 80019b8:	fa22 f303 	lsr.w	r3, r2, r3
 80019bc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019be:	4b0f      	ldr	r3, [pc, #60]	@ (80019fc <HAL_Init+0x68>)
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a00 <HAL_Init+0x6c>)
 80019c8:	5cd3      	ldrb	r3, [r2, r3]
 80019ca:	f003 031f 	and.w	r3, r3, #31
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	fa22 f303 	lsr.w	r3, r2, r3
 80019d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001a04 <HAL_Init+0x70>)
 80019d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001a08 <HAL_Init+0x74>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019de:	2000      	movs	r0, #0
 80019e0:	f000 f814 	bl	8001a0c <HAL_InitTick>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e002      	b.n	80019f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80019ee:	f7ff fdbf 	bl	8001570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	58024400 	.word	0x58024400
 8001a00:	080050e0 	.word	0x080050e0
 8001a04:	24000004 	.word	0x24000004
 8001a08:	24000000 	.word	0x24000000

08001a0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a14:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <HAL_InitTick+0x60>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d101      	bne.n	8001a20 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e021      	b.n	8001a64 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a20:	4b13      	ldr	r3, [pc, #76]	@ (8001a70 <HAL_InitTick+0x64>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <HAL_InitTick+0x60>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 f945 	bl	8001cc6 <HAL_SYSTICK_Config>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e00e      	b.n	8001a64 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b0f      	cmp	r3, #15
 8001a4a:	d80a      	bhi.n	8001a62 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295
 8001a54:	f000 f91d 	bl	8001c92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a58:	4a06      	ldr	r2, [pc, #24]	@ (8001a74 <HAL_InitTick+0x68>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	e000      	b.n	8001a64 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	24000018 	.word	0x24000018
 8001a70:	24000000 	.word	0x24000000
 8001a74:	24000014 	.word	0x24000014

08001a78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a7c:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <HAL_IncTick+0x20>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	461a      	mov	r2, r3
 8001a82:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <HAL_IncTick+0x24>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4413      	add	r3, r2
 8001a88:	4a04      	ldr	r2, [pc, #16]	@ (8001a9c <HAL_IncTick+0x24>)
 8001a8a:	6013      	str	r3, [r2, #0]
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	24000018 	.word	0x24000018
 8001a9c:	2400008c 	.word	0x2400008c

08001aa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa4:	4b03      	ldr	r3, [pc, #12]	@ (8001ab4 <HAL_GetTick+0x14>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	2400008c 	.word	0x2400008c

08001ab8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac0:	f7ff ffee 	bl	8001aa0 <HAL_GetTick>
 8001ac4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad0:	d005      	beq.n	8001ade <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8001afc <HAL_Delay+0x44>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4413      	add	r3, r2
 8001adc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ade:	bf00      	nop
 8001ae0:	f7ff ffde 	bl	8001aa0 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	68fa      	ldr	r2, [r7, #12]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d8f7      	bhi.n	8001ae0 <HAL_Delay+0x28>
  {
  }
}
 8001af0:	bf00      	nop
 8001af2:	bf00      	nop
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	24000018 	.word	0x24000018

08001b00 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001b04:	4b03      	ldr	r3, [pc, #12]	@ (8001b14 <HAL_GetREVID+0x14>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	0c1b      	lsrs	r3, r3, #16
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	5c001000 	.word	0x5c001000

08001b18 <__NVIC_SetPriorityGrouping>:
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f003 0307 	and.w	r3, r3, #7
 8001b26:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b28:	4b0b      	ldr	r3, [pc, #44]	@ (8001b58 <__NVIC_SetPriorityGrouping+0x40>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b2e:	68ba      	ldr	r2, [r7, #8]
 8001b30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b34:	4013      	ands	r3, r2
 8001b36:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b40:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <__NVIC_SetPriorityGrouping+0x44>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b46:	4a04      	ldr	r2, [pc, #16]	@ (8001b58 <__NVIC_SetPriorityGrouping+0x40>)
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	60d3      	str	r3, [r2, #12]
}
 8001b4c:	bf00      	nop
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	e000ed00 	.word	0xe000ed00
 8001b5c:	05fa0000 	.word	0x05fa0000

08001b60 <__NVIC_GetPriorityGrouping>:
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b64:	4b04      	ldr	r3, [pc, #16]	@ (8001b78 <__NVIC_GetPriorityGrouping+0x18>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	0a1b      	lsrs	r3, r3, #8
 8001b6a:	f003 0307 	and.w	r3, r3, #7
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	e000ed00 	.word	0xe000ed00

08001b7c <__NVIC_SetPriority>:
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	6039      	str	r1, [r7, #0]
 8001b86:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	db0a      	blt.n	8001ba6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	490c      	ldr	r1, [pc, #48]	@ (8001bc8 <__NVIC_SetPriority+0x4c>)
 8001b96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b9a:	0112      	lsls	r2, r2, #4
 8001b9c:	b2d2      	uxtb	r2, r2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001ba4:	e00a      	b.n	8001bbc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	4908      	ldr	r1, [pc, #32]	@ (8001bcc <__NVIC_SetPriority+0x50>)
 8001bac:	88fb      	ldrh	r3, [r7, #6]
 8001bae:	f003 030f 	and.w	r3, r3, #15
 8001bb2:	3b04      	subs	r3, #4
 8001bb4:	0112      	lsls	r2, r2, #4
 8001bb6:	b2d2      	uxtb	r2, r2
 8001bb8:	440b      	add	r3, r1
 8001bba:	761a      	strb	r2, [r3, #24]
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000e100 	.word	0xe000e100
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <NVIC_EncodePriority>:
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b089      	sub	sp, #36	@ 0x24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f003 0307 	and.w	r3, r3, #7
 8001be2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f1c3 0307 	rsb	r3, r3, #7
 8001bea:	2b04      	cmp	r3, #4
 8001bec:	bf28      	it	cs
 8001bee:	2304      	movcs	r3, #4
 8001bf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	2b06      	cmp	r3, #6
 8001bf8:	d902      	bls.n	8001c00 <NVIC_EncodePriority+0x30>
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	3b03      	subs	r3, #3
 8001bfe:	e000      	b.n	8001c02 <NVIC_EncodePriority+0x32>
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c04:	f04f 32ff 	mov.w	r2, #4294967295
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	43da      	mvns	r2, r3
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	401a      	ands	r2, r3
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c18:	f04f 31ff 	mov.w	r1, #4294967295
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c22:	43d9      	mvns	r1, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c28:	4313      	orrs	r3, r2
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3724      	adds	r7, #36	@ 0x24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
	...

08001c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3b01      	subs	r3, #1
 8001c44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c48:	d301      	bcc.n	8001c4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e00f      	b.n	8001c6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c78 <SysTick_Config+0x40>)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c56:	210f      	movs	r1, #15
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295
 8001c5c:	f7ff ff8e 	bl	8001b7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c60:	4b05      	ldr	r3, [pc, #20]	@ (8001c78 <SysTick_Config+0x40>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c66:	4b04      	ldr	r3, [pc, #16]	@ (8001c78 <SysTick_Config+0x40>)
 8001c68:	2207      	movs	r2, #7
 8001c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	e000e010 	.word	0xe000e010

08001c7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7ff ff47 	bl	8001b18 <__NVIC_SetPriorityGrouping>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b086      	sub	sp, #24
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	4603      	mov	r3, r0
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
 8001c9e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ca0:	f7ff ff5e 	bl	8001b60 <__NVIC_GetPriorityGrouping>
 8001ca4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	68b9      	ldr	r1, [r7, #8]
 8001caa:	6978      	ldr	r0, [r7, #20]
 8001cac:	f7ff ff90 	bl	8001bd0 <NVIC_EncodePriority>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff ff5f 	bl	8001b7c <__NVIC_SetPriority>
}
 8001cbe:	bf00      	nop
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b082      	sub	sp, #8
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f7ff ffb2 	bl	8001c38 <SysTick_Config>
 8001cd4:	4603      	mov	r3, r0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
	...

08001ce0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001ce4:	f3bf 8f5f 	dmb	sy
}
 8001ce8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001cea:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <HAL_MPU_Disable+0x28>)
 8001cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cee:	4a06      	ldr	r2, [pc, #24]	@ (8001d08 <HAL_MPU_Disable+0x28>)
 8001cf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cf4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001cf6:	4b05      	ldr	r3, [pc, #20]	@ (8001d0c <HAL_MPU_Disable+0x2c>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	605a      	str	r2, [r3, #4]
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	e000ed00 	.word	0xe000ed00
 8001d0c:	e000ed90 	.word	0xe000ed90

08001d10 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001d18:	4a0b      	ldr	r2, [pc, #44]	@ (8001d48 <HAL_MPU_Enable+0x38>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001d22:	4b0a      	ldr	r3, [pc, #40]	@ (8001d4c <HAL_MPU_Enable+0x3c>)
 8001d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d26:	4a09      	ldr	r2, [pc, #36]	@ (8001d4c <HAL_MPU_Enable+0x3c>)
 8001d28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d2c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001d2e:	f3bf 8f4f 	dsb	sy
}
 8001d32:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d34:	f3bf 8f6f 	isb	sy
}
 8001d38:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001d3a:	bf00      	nop
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	e000ed90 	.word	0xe000ed90
 8001d4c:	e000ed00 	.word	0xe000ed00

08001d50 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	785a      	ldrb	r2, [r3, #1]
 8001d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dcc <HAL_MPU_ConfigRegion+0x7c>)
 8001d5e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001d60:	4b1a      	ldr	r3, [pc, #104]	@ (8001dcc <HAL_MPU_ConfigRegion+0x7c>)
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	4a19      	ldr	r2, [pc, #100]	@ (8001dcc <HAL_MPU_ConfigRegion+0x7c>)
 8001d66:	f023 0301 	bic.w	r3, r3, #1
 8001d6a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001d6c:	4a17      	ldr	r2, [pc, #92]	@ (8001dcc <HAL_MPU_ConfigRegion+0x7c>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	7b1b      	ldrb	r3, [r3, #12]
 8001d78:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	7adb      	ldrb	r3, [r3, #11]
 8001d7e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	7a9b      	ldrb	r3, [r3, #10]
 8001d86:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	7b5b      	ldrb	r3, [r3, #13]
 8001d8e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	7b9b      	ldrb	r3, [r3, #14]
 8001d96:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	7bdb      	ldrb	r3, [r3, #15]
 8001d9e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001da0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	7a5b      	ldrb	r3, [r3, #9]
 8001da6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001da8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	7a1b      	ldrb	r3, [r3, #8]
 8001dae:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001db0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	7812      	ldrb	r2, [r2, #0]
 8001db6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001db8:	4a04      	ldr	r2, [pc, #16]	@ (8001dcc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001dba:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001dbc:	6113      	str	r3, [r2, #16]
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	e000ed90 	.word	0xe000ed90

08001dd0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	0c1b      	lsrs	r3, r3, #16
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 031f 	and.w	r3, r3, #31
 8001dec:	2201      	movs	r2, #1
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	011a      	lsls	r2, r3, #4
 8001df8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <HAL_EXTI_IRQHandler+0x5c>)
 8001dfa:	4413      	add	r3, r2
 8001dfc:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	4013      	ands	r3, r2
 8001e06:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d009      	beq.n	8001e22 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d002      	beq.n	8001e22 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	4798      	blx	r3
    }
  }
}
 8001e22:	bf00      	nop
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	58000088 	.word	0x58000088

08001e30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b089      	sub	sp, #36	@ 0x24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001e3e:	4b89      	ldr	r3, [pc, #548]	@ (8002064 <HAL_GPIO_Init+0x234>)
 8001e40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e42:	e194      	b.n	800216e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	2101      	movs	r1, #1
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e50:	4013      	ands	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f000 8186 	beq.w	8002168 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f003 0303 	and.w	r3, r3, #3
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d005      	beq.n	8001e74 <HAL_GPIO_Init+0x44>
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f003 0303 	and.w	r3, r3, #3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d130      	bne.n	8001ed6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	2203      	movs	r2, #3
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	68da      	ldr	r2, [r3, #12]
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001eaa:	2201      	movs	r2, #1
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	091b      	lsrs	r3, r3, #4
 8001ec0:	f003 0201 	and.w	r2, r3, #1
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	69ba      	ldr	r2, [r7, #24]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f003 0303 	and.w	r3, r3, #3
 8001ede:	2b03      	cmp	r3, #3
 8001ee0:	d017      	beq.n	8001f12 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	2203      	movs	r2, #3
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 0303 	and.w	r3, r3, #3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d123      	bne.n	8001f66 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	08da      	lsrs	r2, r3, #3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	3208      	adds	r2, #8
 8001f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	220f      	movs	r2, #15
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	691a      	ldr	r2, [r3, #16]
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	08da      	lsrs	r2, r3, #3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3208      	adds	r2, #8
 8001f60:	69b9      	ldr	r1, [r7, #24]
 8001f62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	2203      	movs	r2, #3
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43db      	mvns	r3, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f003 0203 	and.w	r2, r3, #3
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f000 80e0 	beq.w	8002168 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa8:	4b2f      	ldr	r3, [pc, #188]	@ (8002068 <HAL_GPIO_Init+0x238>)
 8001faa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fae:	4a2e      	ldr	r2, [pc, #184]	@ (8002068 <HAL_GPIO_Init+0x238>)
 8001fb0:	f043 0302 	orr.w	r3, r3, #2
 8001fb4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8002068 <HAL_GPIO_Init+0x238>)
 8001fba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fc6:	4a29      	ldr	r2, [pc, #164]	@ (800206c <HAL_GPIO_Init+0x23c>)
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	089b      	lsrs	r3, r3, #2
 8001fcc:	3302      	adds	r3, #2
 8001fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	220f      	movs	r2, #15
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	43db      	mvns	r3, r3
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a20      	ldr	r2, [pc, #128]	@ (8002070 <HAL_GPIO_Init+0x240>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d052      	beq.n	8002098 <HAL_GPIO_Init+0x268>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8002074 <HAL_GPIO_Init+0x244>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d031      	beq.n	800205e <HAL_GPIO_Init+0x22e>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a1e      	ldr	r2, [pc, #120]	@ (8002078 <HAL_GPIO_Init+0x248>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d02b      	beq.n	800205a <HAL_GPIO_Init+0x22a>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a1d      	ldr	r2, [pc, #116]	@ (800207c <HAL_GPIO_Init+0x24c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d025      	beq.n	8002056 <HAL_GPIO_Init+0x226>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a1c      	ldr	r2, [pc, #112]	@ (8002080 <HAL_GPIO_Init+0x250>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d01f      	beq.n	8002052 <HAL_GPIO_Init+0x222>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a1b      	ldr	r2, [pc, #108]	@ (8002084 <HAL_GPIO_Init+0x254>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d019      	beq.n	800204e <HAL_GPIO_Init+0x21e>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a1a      	ldr	r2, [pc, #104]	@ (8002088 <HAL_GPIO_Init+0x258>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d013      	beq.n	800204a <HAL_GPIO_Init+0x21a>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a19      	ldr	r2, [pc, #100]	@ (800208c <HAL_GPIO_Init+0x25c>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d00d      	beq.n	8002046 <HAL_GPIO_Init+0x216>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a18      	ldr	r2, [pc, #96]	@ (8002090 <HAL_GPIO_Init+0x260>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d007      	beq.n	8002042 <HAL_GPIO_Init+0x212>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a17      	ldr	r2, [pc, #92]	@ (8002094 <HAL_GPIO_Init+0x264>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d101      	bne.n	800203e <HAL_GPIO_Init+0x20e>
 800203a:	2309      	movs	r3, #9
 800203c:	e02d      	b.n	800209a <HAL_GPIO_Init+0x26a>
 800203e:	230a      	movs	r3, #10
 8002040:	e02b      	b.n	800209a <HAL_GPIO_Init+0x26a>
 8002042:	2308      	movs	r3, #8
 8002044:	e029      	b.n	800209a <HAL_GPIO_Init+0x26a>
 8002046:	2307      	movs	r3, #7
 8002048:	e027      	b.n	800209a <HAL_GPIO_Init+0x26a>
 800204a:	2306      	movs	r3, #6
 800204c:	e025      	b.n	800209a <HAL_GPIO_Init+0x26a>
 800204e:	2305      	movs	r3, #5
 8002050:	e023      	b.n	800209a <HAL_GPIO_Init+0x26a>
 8002052:	2304      	movs	r3, #4
 8002054:	e021      	b.n	800209a <HAL_GPIO_Init+0x26a>
 8002056:	2303      	movs	r3, #3
 8002058:	e01f      	b.n	800209a <HAL_GPIO_Init+0x26a>
 800205a:	2302      	movs	r3, #2
 800205c:	e01d      	b.n	800209a <HAL_GPIO_Init+0x26a>
 800205e:	2301      	movs	r3, #1
 8002060:	e01b      	b.n	800209a <HAL_GPIO_Init+0x26a>
 8002062:	bf00      	nop
 8002064:	58000080 	.word	0x58000080
 8002068:	58024400 	.word	0x58024400
 800206c:	58000400 	.word	0x58000400
 8002070:	58020000 	.word	0x58020000
 8002074:	58020400 	.word	0x58020400
 8002078:	58020800 	.word	0x58020800
 800207c:	58020c00 	.word	0x58020c00
 8002080:	58021000 	.word	0x58021000
 8002084:	58021400 	.word	0x58021400
 8002088:	58021800 	.word	0x58021800
 800208c:	58021c00 	.word	0x58021c00
 8002090:	58022000 	.word	0x58022000
 8002094:	58022400 	.word	0x58022400
 8002098:	2300      	movs	r3, #0
 800209a:	69fa      	ldr	r2, [r7, #28]
 800209c:	f002 0203 	and.w	r2, r2, #3
 80020a0:	0092      	lsls	r2, r2, #2
 80020a2:	4093      	lsls	r3, r2
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020aa:	4938      	ldr	r1, [pc, #224]	@ (800218c <HAL_GPIO_Init+0x35c>)
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	089b      	lsrs	r3, r3, #2
 80020b0:	3302      	adds	r3, #2
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d003      	beq.n	80020de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80020de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80020e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	43db      	mvns	r3, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4013      	ands	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	4313      	orrs	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800210c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002110:	69bb      	ldr	r3, [r7, #24]
 8002112:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	43db      	mvns	r3, r3
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	4013      	ands	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d003      	beq.n	8002138 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	4313      	orrs	r3, r2
 8002136:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	43db      	mvns	r3, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4013      	ands	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d003      	beq.n	8002162 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	3301      	adds	r3, #1
 800216c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	fa22 f303 	lsr.w	r3, r2, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	f47f ae63 	bne.w	8001e44 <HAL_GPIO_Init+0x14>
  }
}
 800217e:	bf00      	nop
 8002180:	bf00      	nop
 8002182:	3724      	adds	r7, #36	@ 0x24
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	58000400 	.word	0x58000400

08002190 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	460b      	mov	r3, r1
 800219a:	807b      	strh	r3, [r7, #2]
 800219c:	4613      	mov	r3, r2
 800219e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021a0:	787b      	ldrb	r3, [r7, #1]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d003      	beq.n	80021ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021a6:	887a      	ldrh	r2, [r7, #2]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80021ac:	e003      	b.n	80021b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80021ae:	887b      	ldrh	r3, [r7, #2]
 80021b0:	041a      	lsls	r2, r3, #16
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	619a      	str	r2, [r3, #24]
}
 80021b6:	bf00      	nop
 80021b8:	370c      	adds	r7, #12
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
	...

080021c4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80021cc:	4b19      	ldr	r3, [pc, #100]	@ (8002234 <HAL_PWREx_ConfigSupply+0x70>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b04      	cmp	r3, #4
 80021d6:	d00a      	beq.n	80021ee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80021d8:	4b16      	ldr	r3, [pc, #88]	@ (8002234 <HAL_PWREx_ConfigSupply+0x70>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d001      	beq.n	80021ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e01f      	b.n	800222a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80021ea:	2300      	movs	r3, #0
 80021ec:	e01d      	b.n	800222a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80021ee:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <HAL_PWREx_ConfigSupply+0x70>)
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	f023 0207 	bic.w	r2, r3, #7
 80021f6:	490f      	ldr	r1, [pc, #60]	@ (8002234 <HAL_PWREx_ConfigSupply+0x70>)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80021fe:	f7ff fc4f 	bl	8001aa0 <HAL_GetTick>
 8002202:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002204:	e009      	b.n	800221a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002206:	f7ff fc4b 	bl	8001aa0 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002214:	d901      	bls.n	800221a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e007      	b.n	800222a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <HAL_PWREx_ConfigSupply+0x70>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002222:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002226:	d1ee      	bne.n	8002206 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	58024800 	.word	0x58024800

08002238 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af02      	add	r7, sp, #8
 800223e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002240:	f7ff fc2e 	bl	8001aa0 <HAL_GetTick>
 8002244:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d101      	bne.n	8002250 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e05f      	b.n	8002310 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002256:	b2db      	uxtb	r3, r3
 8002258:	2b00      	cmp	r3, #0
 800225a:	d107      	bne.n	800226c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7fe fb7f 	bl	8000960 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8002262:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f9e7 	bl	800263a <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	3b01      	subs	r3, #1
 800227c:	021a      	lsls	r2, r3, #8
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	430a      	orrs	r2, r1
 8002284:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	2120      	movs	r1, #32
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f9df 	bl	8002656 <QSPI_WaitFlagStateUntilTimeout>
 8002298:	4603      	mov	r3, r0
 800229a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800229c:	7afb      	ldrb	r3, [r7, #11]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d135      	bne.n	800230e <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <HAL_QSPI_Init+0xe0>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	6852      	ldr	r2, [r2, #4]
 80022b0:	0611      	lsls	r1, r2, #24
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	68d2      	ldr	r2, [r2, #12]
 80022b6:	4311      	orrs	r1, r2
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	69d2      	ldr	r2, [r2, #28]
 80022bc:	4311      	orrs	r1, r2
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6a12      	ldr	r2, [r2, #32]
 80022c2:	4311      	orrs	r1, r2
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6812      	ldr	r2, [r2, #0]
 80022c8:	430b      	orrs	r3, r1
 80022ca:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	685a      	ldr	r2, [r3, #4]
 80022d2:	4b12      	ldr	r3, [pc, #72]	@ (800231c <HAL_QSPI_Init+0xe4>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	6912      	ldr	r2, [r2, #16]
 80022da:	0411      	lsls	r1, r2, #16
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6952      	ldr	r2, [r2, #20]
 80022e0:	4311      	orrs	r1, r2
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6992      	ldr	r2, [r2, #24]
 80022e6:	4311      	orrs	r1, r2
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	6812      	ldr	r2, [r2, #0]
 80022ec:	430b      	orrs	r3, r1
 80022ee:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f042 0201 	orr.w	r2, r2, #1
 80022fe:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2201      	movs	r2, #1
 800230a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800230e:	7afb      	ldrb	r3, [r7, #11]
}
 8002310:	4618      	mov	r0, r3
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	00ffff2f 	.word	0x00ffff2f
 800231c:	ffe0f8fe 	.word	0xffe0f8fe

08002320 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af02      	add	r7, sp, #8
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800232c:	f7ff fbb8 	bl	8001aa0 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b01      	cmp	r3, #1
 800233c:	d101      	bne.n	8002342 <HAL_QSPI_Command+0x22>
 800233e:	2302      	movs	r3, #2
 8002340:	e048      	b.n	80023d4 <HAL_QSPI_Command+0xb4>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2201      	movs	r2, #1
 8002346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b01      	cmp	r3, #1
 8002354:	d137      	bne.n	80023c6 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2200      	movs	r2, #0
 800235a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2202      	movs	r2, #2
 8002360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	2200      	movs	r2, #0
 800236c:	2120      	movs	r1, #32
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f000 f971 	bl	8002656 <QSPI_WaitFlagStateUntilTimeout>
 8002374:	4603      	mov	r3, r0
 8002376:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8002378:	7dfb      	ldrb	r3, [r7, #23]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d125      	bne.n	80023ca <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800237e:	2200      	movs	r2, #0
 8002380:	68b9      	ldr	r1, [r7, #8]
 8002382:	68f8      	ldr	r0, [r7, #12]
 8002384:	f000 f99e 	bl	80026c4 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238c:	2b00      	cmp	r3, #0
 800238e:	d115      	bne.n	80023bc <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	2201      	movs	r2, #1
 8002398:	2102      	movs	r1, #2
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	f000 f95b 	bl	8002656 <QSPI_WaitFlagStateUntilTimeout>
 80023a0:	4603      	mov	r3, r0
 80023a2:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 80023a4:	7dfb      	ldrb	r3, [r7, #23]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d10f      	bne.n	80023ca <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2202      	movs	r2, #2
 80023b0:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2201      	movs	r2, #1
 80023b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80023ba:	e006      	b.n	80023ca <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80023c4:	e001      	b.n	80023ca <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80023c6:	2302      	movs	r3, #2
 80023c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 80023d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08a      	sub	sp, #40	@ 0x28
 80023e0:	af02      	add	r7, sp, #8
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023e8:	2300      	movs	r3, #0
 80023ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80023ec:	f7ff fb58 	bl	8001aa0 <HAL_GetTick>
 80023f0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	3320      	adds	r3, #32
 80023f8:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b01      	cmp	r3, #1
 8002404:	d101      	bne.n	800240a <HAL_QSPI_Transmit+0x2e>
 8002406:	2302      	movs	r3, #2
 8002408:	e076      	b.n	80024f8 <HAL_QSPI_Transmit+0x11c>
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b01      	cmp	r3, #1
 800241c:	d165      	bne.n	80024ea <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d056      	beq.n	80024d8 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2212      	movs	r2, #18
 800242e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	1c5a      	adds	r2, r3, #1
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	1c5a      	adds	r2, r3, #1
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	68ba      	ldr	r2, [r7, #8]
 800244e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	695a      	ldr	r2, [r3, #20]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800245e:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8002460:	e01b      	b.n	800249a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	2201      	movs	r2, #1
 800246a:	2104      	movs	r1, #4
 800246c:	68f8      	ldr	r0, [r7, #12]
 800246e:	f000 f8f2 	bl	8002656 <QSPI_WaitFlagStateUntilTimeout>
 8002472:	4603      	mov	r3, r0
 8002474:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8002476:	7ffb      	ldrb	r3, [r7, #31]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d113      	bne.n	80024a4 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002480:	781a      	ldrb	r2, [r3, #0]
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248a:	1c5a      	adds	r2, r3, #1
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002494:	1e5a      	subs	r2, r3, #1
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1df      	bne.n	8002462 <HAL_QSPI_Transmit+0x86>
 80024a2:	e000      	b.n	80024a6 <HAL_QSPI_Transmit+0xca>
          break;
 80024a4:	bf00      	nop
      }

      if (status == HAL_OK)
 80024a6:	7ffb      	ldrb	r3, [r7, #31]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d110      	bne.n	80024ce <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	2201      	movs	r2, #1
 80024b4:	2102      	movs	r1, #2
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f000 f8cd 	bl	8002656 <QSPI_WaitFlagStateUntilTimeout>
 80024bc:	4603      	mov	r3, r0
 80024be:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80024c0:	7ffb      	ldrb	r3, [r7, #31]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d103      	bne.n	80024ce <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2202      	movs	r2, #2
 80024cc:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2201      	movs	r2, #1
 80024d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80024d6:	e00a      	b.n	80024ee <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024dc:	f043 0208 	orr.w	r2, r3, #8
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	77fb      	strb	r3, [r7, #31]
 80024e8:	e001      	b.n	80024ee <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 80024ea:	2302      	movs	r3, #2
 80024ec:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 80024f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3720      	adds	r7, #32
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b08a      	sub	sp, #40	@ 0x28
 8002504:	af02      	add	r7, sp, #8
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8002510:	f7ff fac6 	bl	8001aa0 <HAL_GetTick>
 8002514:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	3320      	adds	r3, #32
 8002524:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b01      	cmp	r3, #1
 8002530:	d101      	bne.n	8002536 <HAL_QSPI_Receive+0x36>
 8002532:	2302      	movs	r3, #2
 8002534:	e07d      	b.n	8002632 <HAL_QSPI_Receive+0x132>
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2b01      	cmp	r3, #1
 8002548:	d16c      	bne.n	8002624 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d05d      	beq.n	8002612 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2222      	movs	r2, #34	@ 0x22
 800255a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	1c5a      	adds	r2, r3, #1
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	1c5a      	adds	r2, r3, #1
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800258e:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	697a      	ldr	r2, [r7, #20]
 8002596:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8002598:	e01c      	b.n	80025d4 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	2201      	movs	r2, #1
 80025a2:	2106      	movs	r1, #6
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f000 f856 	bl	8002656 <QSPI_WaitFlagStateUntilTimeout>
 80025aa:	4603      	mov	r3, r0
 80025ac:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 80025ae:	7ffb      	ldrb	r3, [r7, #31]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d114      	bne.n	80025de <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	7812      	ldrb	r2, [r2, #0]
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c4:	1c5a      	adds	r2, r3, #1
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ce:	1e5a      	subs	r2, r3, #1
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1de      	bne.n	800259a <HAL_QSPI_Receive+0x9a>
 80025dc:	e000      	b.n	80025e0 <HAL_QSPI_Receive+0xe0>
          break;
 80025de:	bf00      	nop
      }

      if (status == HAL_OK)
 80025e0:	7ffb      	ldrb	r3, [r7, #31]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d110      	bne.n	8002608 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	2201      	movs	r2, #1
 80025ee:	2102      	movs	r1, #2
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 f830 	bl	8002656 <QSPI_WaitFlagStateUntilTimeout>
 80025f6:	4603      	mov	r3, r0
 80025f8:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80025fa:	7ffb      	ldrb	r3, [r7, #31]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d103      	bne.n	8002608 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2202      	movs	r2, #2
 8002606:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002610:	e00a      	b.n	8002628 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002616:	f043 0208 	orr.w	r2, r3, #8
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	77fb      	strb	r3, [r7, #31]
 8002622:	e001      	b.n	8002628 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8002624:	2302      	movs	r3, #2
 8002626:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8002630:	7ffb      	ldrb	r3, [r7, #31]
}
 8002632:	4618      	mov	r0, r3
 8002634:	3720      	adds	r7, #32
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800263a:	b480      	push	{r7}
 800263c:	b083      	sub	sp, #12
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
 8002642:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr

08002656 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b084      	sub	sp, #16
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	603b      	str	r3, [r7, #0]
 8002662:	4613      	mov	r3, r2
 8002664:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002666:	e01a      	b.n	800269e <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800266e:	d016      	beq.n	800269e <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002670:	f7ff fa16 	bl	8001aa0 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	69ba      	ldr	r2, [r7, #24]
 800267c:	429a      	cmp	r2, r3
 800267e:	d302      	bcc.n	8002686 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10b      	bne.n	800269e <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2204      	movs	r2, #4
 800268a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002692:	f043 0201 	orr.w	r2, r3, #1
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e00e      	b.n	80026bc <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4013      	ands	r3, r2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	bf14      	ite	ne
 80026ac:	2301      	movne	r3, #1
 80026ae:	2300      	moveq	r3, #0
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	461a      	mov	r2, r3
 80026b4:	79fb      	ldrb	r3, [r7, #7]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d1d6      	bne.n	8002668 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d009      	beq.n	80026ec <QSPI_Config+0x28>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80026de:	d005      	beq.n	80026ec <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	3a01      	subs	r2, #1
 80026ea:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 80c1 	beq.w	8002878 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	6a1b      	ldr	r3, [r3, #32]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d063      	beq.n	80027c6 <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	6892      	ldr	r2, [r2, #8]
 8002706:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	69db      	ldr	r3, [r3, #28]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d031      	beq.n	8002774 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002718:	431a      	orrs	r2, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800271e:	431a      	orrs	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002724:	431a      	orrs	r2, r3
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	049b      	lsls	r3, r3, #18
 800272c:	431a      	orrs	r2, r3
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	431a      	orrs	r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	431a      	orrs	r2, r3
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	431a      	orrs	r2, r3
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	69db      	ldr	r3, [r3, #28]
 8002744:	431a      	orrs	r2, r3
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	431a      	orrs	r2, r3
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	ea42 0103 	orr.w	r1, r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	430a      	orrs	r2, r1
 800275c:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002764:	f000 813f 	beq.w	80029e6 <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68ba      	ldr	r2, [r7, #8]
 800276e:	6852      	ldr	r2, [r2, #4]
 8002770:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 8002772:	e138      	b.n	80029e6 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277c:	431a      	orrs	r2, r3
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002782:	431a      	orrs	r2, r3
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002788:	431a      	orrs	r2, r3
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	695b      	ldr	r3, [r3, #20]
 800278e:	049b      	lsls	r3, r3, #18
 8002790:	431a      	orrs	r2, r3
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	431a      	orrs	r2, r3
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	431a      	orrs	r2, r3
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	431a      	orrs	r2, r3
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	431a      	orrs	r2, r3
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	ea42 0103 	orr.w	r1, r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2200      	movs	r2, #0
 80027c2:	619a      	str	r2, [r3, #24]
}
 80027c4:	e10f      	b.n	80029e6 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d02e      	beq.n	800282c <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	431a      	orrs	r2, r3
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027dc:	431a      	orrs	r2, r3
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e2:	431a      	orrs	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	049b      	lsls	r3, r3, #18
 80027ea:	431a      	orrs	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	6a1b      	ldr	r3, [r3, #32]
 80027f0:	431a      	orrs	r2, r3
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	431a      	orrs	r2, r3
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	69db      	ldr	r3, [r3, #28]
 80027fc:	431a      	orrs	r2, r3
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	431a      	orrs	r2, r3
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	ea42 0103 	orr.w	r1, r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	430a      	orrs	r2, r1
 8002814:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800281c:	f000 80e3 	beq.w	80029e6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	6852      	ldr	r2, [r2, #4]
 8002828:	619a      	str	r2, [r3, #24]
}
 800282a:	e0dc      	b.n	80029e6 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002834:	431a      	orrs	r2, r3
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800283a:	431a      	orrs	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002840:	431a      	orrs	r2, r3
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	049b      	lsls	r3, r3, #18
 8002848:	431a      	orrs	r2, r3
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	431a      	orrs	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	69db      	ldr	r3, [r3, #28]
 8002854:	431a      	orrs	r2, r3
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	431a      	orrs	r2, r3
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	ea42 0103 	orr.w	r1, r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	430a      	orrs	r2, r1
 800286c:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2200      	movs	r2, #0
 8002874:	619a      	str	r2, [r3, #24]
}
 8002876:	e0b6      	b.n	80029e6 <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	6a1b      	ldr	r3, [r3, #32]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d05d      	beq.n	800293c <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	68ba      	ldr	r2, [r7, #8]
 8002886:	6892      	ldr	r2, [r2, #8]
 8002888:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d02e      	beq.n	80028f0 <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	431a      	orrs	r2, r3
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028a0:	431a      	orrs	r2, r3
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a6:	431a      	orrs	r2, r3
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	695b      	ldr	r3, [r3, #20]
 80028ac:	049b      	lsls	r3, r3, #18
 80028ae:	431a      	orrs	r2, r3
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	431a      	orrs	r2, r3
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	6a1b      	ldr	r3, [r3, #32]
 80028ba:	431a      	orrs	r2, r3
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	431a      	orrs	r2, r3
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	69db      	ldr	r3, [r3, #28]
 80028c6:	431a      	orrs	r2, r3
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	ea42 0103 	orr.w	r1, r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80028e0:	f000 8081 	beq.w	80029e6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68ba      	ldr	r2, [r7, #8]
 80028ea:	6852      	ldr	r2, [r2, #4]
 80028ec:	619a      	str	r2, [r3, #24]
}
 80028ee:	e07a      	b.n	80029e6 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f8:	431a      	orrs	r2, r3
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028fe:	431a      	orrs	r2, r3
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002904:	431a      	orrs	r2, r3
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	049b      	lsls	r3, r3, #18
 800290c:	431a      	orrs	r2, r3
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	431a      	orrs	r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	431a      	orrs	r2, r3
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	431a      	orrs	r2, r3
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	ea42 0103 	orr.w	r1, r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	430a      	orrs	r2, r1
 8002930:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2200      	movs	r2, #0
 8002938:	619a      	str	r2, [r3, #24]
}
 800293a:	e054      	b.n	80029e6 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	69db      	ldr	r3, [r3, #28]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d02a      	beq.n	800299a <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294c:	431a      	orrs	r2, r3
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002952:	431a      	orrs	r2, r3
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002958:	431a      	orrs	r2, r3
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	049b      	lsls	r3, r3, #18
 8002960:	431a      	orrs	r2, r3
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	431a      	orrs	r2, r3
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	431a      	orrs	r2, r3
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	69db      	ldr	r3, [r3, #28]
 8002972:	431a      	orrs	r2, r3
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	ea42 0103 	orr.w	r1, r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	430a      	orrs	r2, r1
 8002984:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800298c:	d02b      	beq.n	80029e6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68ba      	ldr	r2, [r7, #8]
 8002994:	6852      	ldr	r2, [r2, #4]
 8002996:	619a      	str	r2, [r3, #24]
}
 8002998:	e025      	b.n	80029e6 <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d021      	beq.n	80029e6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	431a      	orrs	r2, r3
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029b0:	431a      	orrs	r2, r3
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b6:	431a      	orrs	r2, r3
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	695b      	ldr	r3, [r3, #20]
 80029bc:	049b      	lsls	r3, r3, #18
 80029be:	431a      	orrs	r2, r3
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	431a      	orrs	r2, r3
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	431a      	orrs	r2, r3
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	ea42 0103 	orr.w	r1, r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	430a      	orrs	r2, r1
 80029dc:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2200      	movs	r2, #0
 80029e4:	619a      	str	r2, [r3, #24]
}
 80029e6:	bf00      	nop
 80029e8:	3714      	adds	r7, #20
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
	...

080029f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b08c      	sub	sp, #48	@ 0x30
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d102      	bne.n	8002a08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	f000 bc48 	b.w	8003298 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f000 8088 	beq.w	8002b26 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a16:	4b99      	ldr	r3, [pc, #612]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a20:	4b96      	ldr	r3, [pc, #600]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a24:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a28:	2b10      	cmp	r3, #16
 8002a2a:	d007      	beq.n	8002a3c <HAL_RCC_OscConfig+0x48>
 8002a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a2e:	2b18      	cmp	r3, #24
 8002a30:	d111      	bne.n	8002a56 <HAL_RCC_OscConfig+0x62>
 8002a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a34:	f003 0303 	and.w	r3, r3, #3
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d10c      	bne.n	8002a56 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a3c:	4b8f      	ldr	r3, [pc, #572]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d06d      	beq.n	8002b24 <HAL_RCC_OscConfig+0x130>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d169      	bne.n	8002b24 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	f000 bc21 	b.w	8003298 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a5e:	d106      	bne.n	8002a6e <HAL_RCC_OscConfig+0x7a>
 8002a60:	4b86      	ldr	r3, [pc, #536]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a85      	ldr	r2, [pc, #532]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a6a:	6013      	str	r3, [r2, #0]
 8002a6c:	e02e      	b.n	8002acc <HAL_RCC_OscConfig+0xd8>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d10c      	bne.n	8002a90 <HAL_RCC_OscConfig+0x9c>
 8002a76:	4b81      	ldr	r3, [pc, #516]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a80      	ldr	r2, [pc, #512]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a80:	6013      	str	r3, [r2, #0]
 8002a82:	4b7e      	ldr	r3, [pc, #504]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a7d      	ldr	r2, [pc, #500]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	e01d      	b.n	8002acc <HAL_RCC_OscConfig+0xd8>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a98:	d10c      	bne.n	8002ab4 <HAL_RCC_OscConfig+0xc0>
 8002a9a:	4b78      	ldr	r3, [pc, #480]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a77      	ldr	r2, [pc, #476]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002aa0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	4b75      	ldr	r3, [pc, #468]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a74      	ldr	r2, [pc, #464]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	e00b      	b.n	8002acc <HAL_RCC_OscConfig+0xd8>
 8002ab4:	4b71      	ldr	r3, [pc, #452]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a70      	ldr	r2, [pc, #448]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002aba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	4b6e      	ldr	r3, [pc, #440]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a6d      	ldr	r2, [pc, #436]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002ac6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d013      	beq.n	8002afc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7fe ffe4 	bl	8001aa0 <HAL_GetTick>
 8002ad8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002adc:	f7fe ffe0 	bl	8001aa0 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b64      	cmp	r3, #100	@ 0x64
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e3d4      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002aee:	4b63      	ldr	r3, [pc, #396]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d0f0      	beq.n	8002adc <HAL_RCC_OscConfig+0xe8>
 8002afa:	e014      	b.n	8002b26 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002afc:	f7fe ffd0 	bl	8001aa0 <HAL_GetTick>
 8002b00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b02:	e008      	b.n	8002b16 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b04:	f7fe ffcc 	bl	8001aa0 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b64      	cmp	r3, #100	@ 0x64
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e3c0      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b16:	4b59      	ldr	r3, [pc, #356]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1f0      	bne.n	8002b04 <HAL_RCC_OscConfig+0x110>
 8002b22:	e000      	b.n	8002b26 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 80ca 	beq.w	8002cc8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b34:	4b51      	ldr	r3, [pc, #324]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b3c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b3e:	4b4f      	ldr	r3, [pc, #316]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b42:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002b44:	6a3b      	ldr	r3, [r7, #32]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d007      	beq.n	8002b5a <HAL_RCC_OscConfig+0x166>
 8002b4a:	6a3b      	ldr	r3, [r7, #32]
 8002b4c:	2b18      	cmp	r3, #24
 8002b4e:	d156      	bne.n	8002bfe <HAL_RCC_OscConfig+0x20a>
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	f003 0303 	and.w	r3, r3, #3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d151      	bne.n	8002bfe <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b5a:	4b48      	ldr	r3, [pc, #288]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0304 	and.w	r3, r3, #4
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d005      	beq.n	8002b72 <HAL_RCC_OscConfig+0x17e>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e392      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002b72:	4b42      	ldr	r3, [pc, #264]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 0219 	bic.w	r2, r3, #25
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	493f      	ldr	r1, [pc, #252]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b84:	f7fe ff8c 	bl	8001aa0 <HAL_GetTick>
 8002b88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b8c:	f7fe ff88 	bl	8001aa0 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e37c      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b9e:	4b37      	ldr	r3, [pc, #220]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0304 	and.w	r3, r3, #4
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d0f0      	beq.n	8002b8c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002baa:	f7fe ffa9 	bl	8001b00 <HAL_GetREVID>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d817      	bhi.n	8002be8 <HAL_RCC_OscConfig+0x1f4>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	2b40      	cmp	r3, #64	@ 0x40
 8002bbe:	d108      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x1de>
 8002bc0:	4b2e      	ldr	r3, [pc, #184]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002bc8:	4a2c      	ldr	r2, [pc, #176]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bce:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bd0:	e07a      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	031b      	lsls	r3, r3, #12
 8002be0:	4926      	ldr	r1, [pc, #152]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002be6:	e06f      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be8:	4b24      	ldr	r3, [pc, #144]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	061b      	lsls	r3, r3, #24
 8002bf6:	4921      	ldr	r1, [pc, #132]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bfc:	e064      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d047      	beq.n	8002c96 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002c06:	4b1d      	ldr	r3, [pc, #116]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f023 0219 	bic.w	r2, r3, #25
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	491a      	ldr	r1, [pc, #104]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c18:	f7fe ff42 	bl	8001aa0 <HAL_GetTick>
 8002c1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c20:	f7fe ff3e 	bl	8001aa0 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e332      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c32:	4b12      	ldr	r3, [pc, #72]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0f0      	beq.n	8002c20 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c3e:	f7fe ff5f 	bl	8001b00 <HAL_GetREVID>
 8002c42:	4603      	mov	r3, r0
 8002c44:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d819      	bhi.n	8002c80 <HAL_RCC_OscConfig+0x28c>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	2b40      	cmp	r3, #64	@ 0x40
 8002c52:	d108      	bne.n	8002c66 <HAL_RCC_OscConfig+0x272>
 8002c54:	4b09      	ldr	r3, [pc, #36]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002c5c:	4a07      	ldr	r2, [pc, #28]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002c5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c62:	6053      	str	r3, [r2, #4]
 8002c64:	e030      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2d4>
 8002c66:	4b05      	ldr	r3, [pc, #20]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	031b      	lsls	r3, r3, #12
 8002c74:	4901      	ldr	r1, [pc, #4]	@ (8002c7c <HAL_RCC_OscConfig+0x288>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	604b      	str	r3, [r1, #4]
 8002c7a:	e025      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2d4>
 8002c7c:	58024400 	.word	0x58024400
 8002c80:	4b9a      	ldr	r3, [pc, #616]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	061b      	lsls	r3, r3, #24
 8002c8e:	4997      	ldr	r1, [pc, #604]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	604b      	str	r3, [r1, #4]
 8002c94:	e018      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c96:	4b95      	ldr	r3, [pc, #596]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a94      	ldr	r2, [pc, #592]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002c9c:	f023 0301 	bic.w	r3, r3, #1
 8002ca0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca2:	f7fe fefd 	bl	8001aa0 <HAL_GetTick>
 8002ca6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ca8:	e008      	b.n	8002cbc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002caa:	f7fe fef9 	bl	8001aa0 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e2ed      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002cbc:	4b8b      	ldr	r3, [pc, #556]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1f0      	bne.n	8002caa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0310 	and.w	r3, r3, #16
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f000 80a9 	beq.w	8002e28 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cd6:	4b85      	ldr	r3, [pc, #532]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002cde:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ce0:	4b82      	ldr	r3, [pc, #520]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d007      	beq.n	8002cfc <HAL_RCC_OscConfig+0x308>
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	2b18      	cmp	r3, #24
 8002cf0:	d13a      	bne.n	8002d68 <HAL_RCC_OscConfig+0x374>
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	f003 0303 	and.w	r3, r3, #3
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d135      	bne.n	8002d68 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002cfc:	4b7b      	ldr	r3, [pc, #492]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d005      	beq.n	8002d14 <HAL_RCC_OscConfig+0x320>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	69db      	ldr	r3, [r3, #28]
 8002d0c:	2b80      	cmp	r3, #128	@ 0x80
 8002d0e:	d001      	beq.n	8002d14 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e2c1      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d14:	f7fe fef4 	bl	8001b00 <HAL_GetREVID>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d817      	bhi.n	8002d52 <HAL_RCC_OscConfig+0x35e>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	2b20      	cmp	r3, #32
 8002d28:	d108      	bne.n	8002d3c <HAL_RCC_OscConfig+0x348>
 8002d2a:	4b70      	ldr	r3, [pc, #448]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002d32:	4a6e      	ldr	r2, [pc, #440]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002d34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d38:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d3a:	e075      	b.n	8002e28 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d3c:	4b6b      	ldr	r3, [pc, #428]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	069b      	lsls	r3, r3, #26
 8002d4a:	4968      	ldr	r1, [pc, #416]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d50:	e06a      	b.n	8002e28 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d52:	4b66      	ldr	r3, [pc, #408]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	061b      	lsls	r3, r3, #24
 8002d60:	4962      	ldr	r1, [pc, #392]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d66:	e05f      	b.n	8002e28 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d042      	beq.n	8002df6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002d70:	4b5e      	ldr	r3, [pc, #376]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a5d      	ldr	r2, [pc, #372]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7c:	f7fe fe90 	bl	8001aa0 <HAL_GetTick>
 8002d80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002d84:	f7fe fe8c 	bl	8001aa0 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e280      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d96:	4b55      	ldr	r3, [pc, #340]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0f0      	beq.n	8002d84 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002da2:	f7fe fead 	bl	8001b00 <HAL_GetREVID>
 8002da6:	4603      	mov	r3, r0
 8002da8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d817      	bhi.n	8002de0 <HAL_RCC_OscConfig+0x3ec>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	2b20      	cmp	r3, #32
 8002db6:	d108      	bne.n	8002dca <HAL_RCC_OscConfig+0x3d6>
 8002db8:	4b4c      	ldr	r3, [pc, #304]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002dc0:	4a4a      	ldr	r2, [pc, #296]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002dc2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002dc6:	6053      	str	r3, [r2, #4]
 8002dc8:	e02e      	b.n	8002e28 <HAL_RCC_OscConfig+0x434>
 8002dca:	4b48      	ldr	r3, [pc, #288]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
 8002dd6:	069b      	lsls	r3, r3, #26
 8002dd8:	4944      	ldr	r1, [pc, #272]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	604b      	str	r3, [r1, #4]
 8002dde:	e023      	b.n	8002e28 <HAL_RCC_OscConfig+0x434>
 8002de0:	4b42      	ldr	r3, [pc, #264]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	061b      	lsls	r3, r3, #24
 8002dee:	493f      	ldr	r1, [pc, #252]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	60cb      	str	r3, [r1, #12]
 8002df4:	e018      	b.n	8002e28 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002df6:	4b3d      	ldr	r3, [pc, #244]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a3c      	ldr	r2, [pc, #240]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002dfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e02:	f7fe fe4d 	bl	8001aa0 <HAL_GetTick>
 8002e06:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e08:	e008      	b.n	8002e1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002e0a:	f7fe fe49 	bl	8001aa0 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e23d      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e1c:	4b33      	ldr	r3, [pc, #204]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1f0      	bne.n	8002e0a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0308 	and.w	r3, r3, #8
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d036      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d019      	beq.n	8002e70 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e3c:	4b2b      	ldr	r3, [pc, #172]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002e3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e40:	4a2a      	ldr	r2, [pc, #168]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002e42:	f043 0301 	orr.w	r3, r3, #1
 8002e46:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e48:	f7fe fe2a 	bl	8001aa0 <HAL_GetTick>
 8002e4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e50:	f7fe fe26 	bl	8001aa0 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e21a      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e62:	4b22      	ldr	r3, [pc, #136]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d0f0      	beq.n	8002e50 <HAL_RCC_OscConfig+0x45c>
 8002e6e:	e018      	b.n	8002ea2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e70:	4b1e      	ldr	r3, [pc, #120]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002e72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e74:	4a1d      	ldr	r2, [pc, #116]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002e76:	f023 0301 	bic.w	r3, r3, #1
 8002e7a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e7c:	f7fe fe10 	bl	8001aa0 <HAL_GetTick>
 8002e80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e84:	f7fe fe0c 	bl	8001aa0 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e200      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e96:	4b15      	ldr	r3, [pc, #84]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002e98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f0      	bne.n	8002e84 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0320 	and.w	r3, r3, #32
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d039      	beq.n	8002f22 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d01c      	beq.n	8002ef0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a0c      	ldr	r2, [pc, #48]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002ebc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ec0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ec2:	f7fe fded 	bl	8001aa0 <HAL_GetTick>
 8002ec6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002eca:	f7fe fde9 	bl	8001aa0 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e1dd      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002edc:	4b03      	ldr	r3, [pc, #12]	@ (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d0f0      	beq.n	8002eca <HAL_RCC_OscConfig+0x4d6>
 8002ee8:	e01b      	b.n	8002f22 <HAL_RCC_OscConfig+0x52e>
 8002eea:	bf00      	nop
 8002eec:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ef0:	4b9b      	ldr	r3, [pc, #620]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a9a      	ldr	r2, [pc, #616]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002ef6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002efa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002efc:	f7fe fdd0 	bl	8001aa0 <HAL_GetTick>
 8002f00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002f02:	e008      	b.n	8002f16 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f04:	f7fe fdcc 	bl	8001aa0 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e1c0      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002f16:	4b92      	ldr	r3, [pc, #584]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f0      	bne.n	8002f04 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0304 	and.w	r3, r3, #4
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f000 8081 	beq.w	8003032 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f30:	4b8c      	ldr	r3, [pc, #560]	@ (8003164 <HAL_RCC_OscConfig+0x770>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a8b      	ldr	r2, [pc, #556]	@ (8003164 <HAL_RCC_OscConfig+0x770>)
 8002f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f3c:	f7fe fdb0 	bl	8001aa0 <HAL_GetTick>
 8002f40:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f42:	e008      	b.n	8002f56 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f44:	f7fe fdac 	bl	8001aa0 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b64      	cmp	r3, #100	@ 0x64
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e1a0      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f56:	4b83      	ldr	r3, [pc, #524]	@ (8003164 <HAL_RCC_OscConfig+0x770>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0f0      	beq.n	8002f44 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d106      	bne.n	8002f78 <HAL_RCC_OscConfig+0x584>
 8002f6a:	4b7d      	ldr	r3, [pc, #500]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f6e:	4a7c      	ldr	r2, [pc, #496]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f76:	e02d      	b.n	8002fd4 <HAL_RCC_OscConfig+0x5e0>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d10c      	bne.n	8002f9a <HAL_RCC_OscConfig+0x5a6>
 8002f80:	4b77      	ldr	r3, [pc, #476]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f84:	4a76      	ldr	r2, [pc, #472]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002f86:	f023 0301 	bic.w	r3, r3, #1
 8002f8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f8c:	4b74      	ldr	r3, [pc, #464]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f90:	4a73      	ldr	r2, [pc, #460]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002f92:	f023 0304 	bic.w	r3, r3, #4
 8002f96:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f98:	e01c      	b.n	8002fd4 <HAL_RCC_OscConfig+0x5e0>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	2b05      	cmp	r3, #5
 8002fa0:	d10c      	bne.n	8002fbc <HAL_RCC_OscConfig+0x5c8>
 8002fa2:	4b6f      	ldr	r3, [pc, #444]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa6:	4a6e      	ldr	r2, [pc, #440]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002fa8:	f043 0304 	orr.w	r3, r3, #4
 8002fac:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fae:	4b6c      	ldr	r3, [pc, #432]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb2:	4a6b      	ldr	r2, [pc, #428]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002fb4:	f043 0301 	orr.w	r3, r3, #1
 8002fb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fba:	e00b      	b.n	8002fd4 <HAL_RCC_OscConfig+0x5e0>
 8002fbc:	4b68      	ldr	r3, [pc, #416]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc0:	4a67      	ldr	r2, [pc, #412]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002fc2:	f023 0301 	bic.w	r3, r3, #1
 8002fc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fc8:	4b65      	ldr	r3, [pc, #404]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fcc:	4a64      	ldr	r2, [pc, #400]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002fce:	f023 0304 	bic.w	r3, r3, #4
 8002fd2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d015      	beq.n	8003008 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fdc:	f7fe fd60 	bl	8001aa0 <HAL_GetTick>
 8002fe0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fe2:	e00a      	b.n	8002ffa <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe4:	f7fe fd5c 	bl	8001aa0 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e14e      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ffa:	4b59      	ldr	r3, [pc, #356]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8002ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d0ee      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x5f0>
 8003006:	e014      	b.n	8003032 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003008:	f7fe fd4a 	bl	8001aa0 <HAL_GetTick>
 800300c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800300e:	e00a      	b.n	8003026 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003010:	f7fe fd46 	bl	8001aa0 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800301e:	4293      	cmp	r3, r2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e138      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003026:	4b4e      	ldr	r3, [pc, #312]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1ee      	bne.n	8003010 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003036:	2b00      	cmp	r3, #0
 8003038:	f000 812d 	beq.w	8003296 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800303c:	4b48      	ldr	r3, [pc, #288]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003044:	2b18      	cmp	r3, #24
 8003046:	f000 80bd 	beq.w	80031c4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304e:	2b02      	cmp	r3, #2
 8003050:	f040 809e 	bne.w	8003190 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003054:	4b42      	ldr	r3, [pc, #264]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a41      	ldr	r2, [pc, #260]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 800305a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800305e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003060:	f7fe fd1e 	bl	8001aa0 <HAL_GetTick>
 8003064:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003068:	f7fe fd1a 	bl	8001aa0 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e10e      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800307a:	4b39      	ldr	r3, [pc, #228]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1f0      	bne.n	8003068 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003086:	4b36      	ldr	r3, [pc, #216]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003088:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800308a:	4b37      	ldr	r3, [pc, #220]	@ (8003168 <HAL_RCC_OscConfig+0x774>)
 800308c:	4013      	ands	r3, r2
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003096:	0112      	lsls	r2, r2, #4
 8003098:	430a      	orrs	r2, r1
 800309a:	4931      	ldr	r1, [pc, #196]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 800309c:	4313      	orrs	r3, r2
 800309e:	628b      	str	r3, [r1, #40]	@ 0x28
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a4:	3b01      	subs	r3, #1
 80030a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ae:	3b01      	subs	r3, #1
 80030b0:	025b      	lsls	r3, r3, #9
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	431a      	orrs	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ba:	3b01      	subs	r3, #1
 80030bc:	041b      	lsls	r3, r3, #16
 80030be:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c8:	3b01      	subs	r3, #1
 80030ca:	061b      	lsls	r3, r3, #24
 80030cc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80030d0:	4923      	ldr	r1, [pc, #140]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80030d6:	4b22      	ldr	r3, [pc, #136]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 80030d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030da:	4a21      	ldr	r2, [pc, #132]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 80030dc:	f023 0301 	bic.w	r3, r3, #1
 80030e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80030e2:	4b1f      	ldr	r3, [pc, #124]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 80030e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030e6:	4b21      	ldr	r3, [pc, #132]	@ (800316c <HAL_RCC_OscConfig+0x778>)
 80030e8:	4013      	ands	r3, r2
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80030ee:	00d2      	lsls	r2, r2, #3
 80030f0:	491b      	ldr	r1, [pc, #108]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80030f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 80030f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fa:	f023 020c 	bic.w	r2, r3, #12
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	4917      	ldr	r1, [pc, #92]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003104:	4313      	orrs	r3, r2
 8003106:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003108:	4b15      	ldr	r3, [pc, #84]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 800310a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310c:	f023 0202 	bic.w	r2, r3, #2
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003114:	4912      	ldr	r1, [pc, #72]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003116:	4313      	orrs	r3, r2
 8003118:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800311a:	4b11      	ldr	r3, [pc, #68]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 800311c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800311e:	4a10      	ldr	r2, [pc, #64]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003124:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003126:	4b0e      	ldr	r3, [pc, #56]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312a:	4a0d      	ldr	r2, [pc, #52]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 800312c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003130:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003132:	4b0b      	ldr	r3, [pc, #44]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003136:	4a0a      	ldr	r2, [pc, #40]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003138:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800313c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800313e:	4b08      	ldr	r3, [pc, #32]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003142:	4a07      	ldr	r2, [pc, #28]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003144:	f043 0301 	orr.w	r3, r3, #1
 8003148:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800314a:	4b05      	ldr	r3, [pc, #20]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a04      	ldr	r2, [pc, #16]	@ (8003160 <HAL_RCC_OscConfig+0x76c>)
 8003150:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003156:	f7fe fca3 	bl	8001aa0 <HAL_GetTick>
 800315a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800315c:	e011      	b.n	8003182 <HAL_RCC_OscConfig+0x78e>
 800315e:	bf00      	nop
 8003160:	58024400 	.word	0x58024400
 8003164:	58024800 	.word	0x58024800
 8003168:	fffffc0c 	.word	0xfffffc0c
 800316c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003170:	f7fe fc96 	bl	8001aa0 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e08a      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003182:	4b47      	ldr	r3, [pc, #284]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0x77c>
 800318e:	e082      	b.n	8003296 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003190:	4b43      	ldr	r3, [pc, #268]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a42      	ldr	r2, [pc, #264]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 8003196:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800319a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319c:	f7fe fc80 	bl	8001aa0 <HAL_GetTick>
 80031a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a4:	f7fe fc7c 	bl	8001aa0 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e070      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031b6:	4b3a      	ldr	r3, [pc, #232]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1f0      	bne.n	80031a4 <HAL_RCC_OscConfig+0x7b0>
 80031c2:	e068      	b.n	8003296 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80031c4:	4b36      	ldr	r3, [pc, #216]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 80031c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80031ca:	4b35      	ldr	r3, [pc, #212]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ce:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d031      	beq.n	800323c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	f003 0203 	and.w	r2, r3, #3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d12a      	bne.n	800323c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d122      	bne.n	800323c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003200:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003202:	429a      	cmp	r2, r3
 8003204:	d11a      	bne.n	800323c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	0a5b      	lsrs	r3, r3, #9
 800320a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003212:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003214:	429a      	cmp	r2, r3
 8003216:	d111      	bne.n	800323c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	0c1b      	lsrs	r3, r3, #16
 800321c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003224:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003226:	429a      	cmp	r2, r3
 8003228:	d108      	bne.n	800323c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	0e1b      	lsrs	r3, r3, #24
 800322e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003236:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003238:	429a      	cmp	r2, r3
 800323a:	d001      	beq.n	8003240 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e02b      	b.n	8003298 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003240:	4b17      	ldr	r3, [pc, #92]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 8003242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003244:	08db      	lsrs	r3, r3, #3
 8003246:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800324a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	429a      	cmp	r2, r3
 8003254:	d01f      	beq.n	8003296 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003256:	4b12      	ldr	r3, [pc, #72]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 8003258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800325a:	4a11      	ldr	r2, [pc, #68]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 800325c:	f023 0301 	bic.w	r3, r3, #1
 8003260:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003262:	f7fe fc1d 	bl	8001aa0 <HAL_GetTick>
 8003266:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003268:	bf00      	nop
 800326a:	f7fe fc19 	bl	8001aa0 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003272:	4293      	cmp	r3, r2
 8003274:	d0f9      	beq.n	800326a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003276:	4b0a      	ldr	r3, [pc, #40]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 8003278:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800327a:	4b0a      	ldr	r3, [pc, #40]	@ (80032a4 <HAL_RCC_OscConfig+0x8b0>)
 800327c:	4013      	ands	r3, r2
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003282:	00d2      	lsls	r2, r2, #3
 8003284:	4906      	ldr	r1, [pc, #24]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 8003286:	4313      	orrs	r3, r2
 8003288:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800328a:	4b05      	ldr	r3, [pc, #20]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 800328c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328e:	4a04      	ldr	r2, [pc, #16]	@ (80032a0 <HAL_RCC_OscConfig+0x8ac>)
 8003290:	f043 0301 	orr.w	r3, r3, #1
 8003294:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3730      	adds	r7, #48	@ 0x30
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	58024400 	.word	0x58024400
 80032a4:	ffff0007 	.word	0xffff0007

080032a8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e19c      	b.n	80035f6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032bc:	4b8a      	ldr	r3, [pc, #552]	@ (80034e8 <HAL_RCC_ClockConfig+0x240>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 030f 	and.w	r3, r3, #15
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d910      	bls.n	80032ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ca:	4b87      	ldr	r3, [pc, #540]	@ (80034e8 <HAL_RCC_ClockConfig+0x240>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f023 020f 	bic.w	r2, r3, #15
 80032d2:	4985      	ldr	r1, [pc, #532]	@ (80034e8 <HAL_RCC_ClockConfig+0x240>)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032da:	4b83      	ldr	r3, [pc, #524]	@ (80034e8 <HAL_RCC_ClockConfig+0x240>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	683a      	ldr	r2, [r7, #0]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d001      	beq.n	80032ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e184      	b.n	80035f6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0304 	and.w	r3, r3, #4
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d010      	beq.n	800331a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691a      	ldr	r2, [r3, #16]
 80032fc:	4b7b      	ldr	r3, [pc, #492]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003304:	429a      	cmp	r2, r3
 8003306:	d908      	bls.n	800331a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003308:	4b78      	ldr	r3, [pc, #480]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	4975      	ldr	r1, [pc, #468]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 8003316:	4313      	orrs	r3, r2
 8003318:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b00      	cmp	r3, #0
 8003324:	d010      	beq.n	8003348 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	695a      	ldr	r2, [r3, #20]
 800332a:	4b70      	ldr	r3, [pc, #448]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003332:	429a      	cmp	r2, r3
 8003334:	d908      	bls.n	8003348 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003336:	4b6d      	ldr	r3, [pc, #436]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	496a      	ldr	r1, [pc, #424]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 8003344:	4313      	orrs	r3, r2
 8003346:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0310 	and.w	r3, r3, #16
 8003350:	2b00      	cmp	r3, #0
 8003352:	d010      	beq.n	8003376 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	699a      	ldr	r2, [r3, #24]
 8003358:	4b64      	ldr	r3, [pc, #400]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003360:	429a      	cmp	r2, r3
 8003362:	d908      	bls.n	8003376 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003364:	4b61      	ldr	r3, [pc, #388]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	495e      	ldr	r1, [pc, #376]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 8003372:	4313      	orrs	r3, r2
 8003374:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0320 	and.w	r3, r3, #32
 800337e:	2b00      	cmp	r3, #0
 8003380:	d010      	beq.n	80033a4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69da      	ldr	r2, [r3, #28]
 8003386:	4b59      	ldr	r3, [pc, #356]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800338e:	429a      	cmp	r2, r3
 8003390:	d908      	bls.n	80033a4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003392:	4b56      	ldr	r3, [pc, #344]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	69db      	ldr	r3, [r3, #28]
 800339e:	4953      	ldr	r1, [pc, #332]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d010      	beq.n	80033d2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	4b4d      	ldr	r3, [pc, #308]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f003 030f 	and.w	r3, r3, #15
 80033bc:	429a      	cmp	r2, r3
 80033be:	d908      	bls.n	80033d2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033c0:	4b4a      	ldr	r3, [pc, #296]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	f023 020f 	bic.w	r2, r3, #15
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	4947      	ldr	r1, [pc, #284]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d055      	beq.n	800348a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80033de:	4b43      	ldr	r3, [pc, #268]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	4940      	ldr	r1, [pc, #256]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d107      	bne.n	8003408 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033f8:	4b3c      	ldr	r3, [pc, #240]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d121      	bne.n	8003448 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e0f6      	b.n	80035f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	2b03      	cmp	r3, #3
 800340e:	d107      	bne.n	8003420 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003410:	4b36      	ldr	r3, [pc, #216]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d115      	bne.n	8003448 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e0ea      	b.n	80035f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d107      	bne.n	8003438 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003428:	4b30      	ldr	r3, [pc, #192]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003430:	2b00      	cmp	r3, #0
 8003432:	d109      	bne.n	8003448 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e0de      	b.n	80035f6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003438:	4b2c      	ldr	r3, [pc, #176]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0304 	and.w	r3, r3, #4
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e0d6      	b.n	80035f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003448:	4b28      	ldr	r3, [pc, #160]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	f023 0207 	bic.w	r2, r3, #7
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	4925      	ldr	r1, [pc, #148]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 8003456:	4313      	orrs	r3, r2
 8003458:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800345a:	f7fe fb21 	bl	8001aa0 <HAL_GetTick>
 800345e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003460:	e00a      	b.n	8003478 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003462:	f7fe fb1d 	bl	8001aa0 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003470:	4293      	cmp	r3, r2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e0be      	b.n	80035f6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003478:	4b1c      	ldr	r3, [pc, #112]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	429a      	cmp	r2, r3
 8003488:	d1eb      	bne.n	8003462 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d010      	beq.n	80034b8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	4b14      	ldr	r3, [pc, #80]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 800349c:	699b      	ldr	r3, [r3, #24]
 800349e:	f003 030f 	and.w	r3, r3, #15
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d208      	bcs.n	80034b8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034a6:	4b11      	ldr	r3, [pc, #68]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	f023 020f 	bic.w	r2, r3, #15
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	490e      	ldr	r1, [pc, #56]	@ (80034ec <HAL_RCC_ClockConfig+0x244>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034b8:	4b0b      	ldr	r3, [pc, #44]	@ (80034e8 <HAL_RCC_ClockConfig+0x240>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 030f 	and.w	r3, r3, #15
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d214      	bcs.n	80034f0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c6:	4b08      	ldr	r3, [pc, #32]	@ (80034e8 <HAL_RCC_ClockConfig+0x240>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f023 020f 	bic.w	r2, r3, #15
 80034ce:	4906      	ldr	r1, [pc, #24]	@ (80034e8 <HAL_RCC_ClockConfig+0x240>)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d6:	4b04      	ldr	r3, [pc, #16]	@ (80034e8 <HAL_RCC_ClockConfig+0x240>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 030f 	and.w	r3, r3, #15
 80034de:	683a      	ldr	r2, [r7, #0]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d005      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e086      	b.n	80035f6 <HAL_RCC_ClockConfig+0x34e>
 80034e8:	52002000 	.word	0x52002000
 80034ec:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d010      	beq.n	800351e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	691a      	ldr	r2, [r3, #16]
 8003500:	4b3f      	ldr	r3, [pc, #252]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003508:	429a      	cmp	r2, r3
 800350a:	d208      	bcs.n	800351e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800350c:	4b3c      	ldr	r3, [pc, #240]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	4939      	ldr	r1, [pc, #228]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 800351a:	4313      	orrs	r3, r2
 800351c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0308 	and.w	r3, r3, #8
 8003526:	2b00      	cmp	r3, #0
 8003528:	d010      	beq.n	800354c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	4b34      	ldr	r3, [pc, #208]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 8003530:	69db      	ldr	r3, [r3, #28]
 8003532:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003536:	429a      	cmp	r2, r3
 8003538:	d208      	bcs.n	800354c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800353a:	4b31      	ldr	r3, [pc, #196]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	492e      	ldr	r1, [pc, #184]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 8003548:	4313      	orrs	r3, r2
 800354a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0310 	and.w	r3, r3, #16
 8003554:	2b00      	cmp	r3, #0
 8003556:	d010      	beq.n	800357a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699a      	ldr	r2, [r3, #24]
 800355c:	4b28      	ldr	r3, [pc, #160]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 800355e:	69db      	ldr	r3, [r3, #28]
 8003560:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003564:	429a      	cmp	r2, r3
 8003566:	d208      	bcs.n	800357a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003568:	4b25      	ldr	r3, [pc, #148]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	4922      	ldr	r1, [pc, #136]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 8003576:	4313      	orrs	r3, r2
 8003578:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0320 	and.w	r3, r3, #32
 8003582:	2b00      	cmp	r3, #0
 8003584:	d010      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69da      	ldr	r2, [r3, #28]
 800358a:	4b1d      	ldr	r3, [pc, #116]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 800358c:	6a1b      	ldr	r3, [r3, #32]
 800358e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003592:	429a      	cmp	r2, r3
 8003594:	d208      	bcs.n	80035a8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003596:	4b1a      	ldr	r3, [pc, #104]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	4917      	ldr	r1, [pc, #92]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80035a8:	f000 f844 	bl	8003634 <HAL_RCC_GetSysClockFreq>
 80035ac:	4602      	mov	r2, r0
 80035ae:	4b14      	ldr	r3, [pc, #80]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	0a1b      	lsrs	r3, r3, #8
 80035b4:	f003 030f 	and.w	r3, r3, #15
 80035b8:	4912      	ldr	r1, [pc, #72]	@ (8003604 <HAL_RCC_ClockConfig+0x35c>)
 80035ba:	5ccb      	ldrb	r3, [r1, r3]
 80035bc:	f003 031f 	and.w	r3, r3, #31
 80035c0:	fa22 f303 	lsr.w	r3, r2, r3
 80035c4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80035c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003600 <HAL_RCC_ClockConfig+0x358>)
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003604 <HAL_RCC_ClockConfig+0x35c>)
 80035d0:	5cd3      	ldrb	r3, [r2, r3]
 80035d2:	f003 031f 	and.w	r3, r3, #31
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	fa22 f303 	lsr.w	r3, r2, r3
 80035dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003608 <HAL_RCC_ClockConfig+0x360>)
 80035de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80035e0:	4a0a      	ldr	r2, [pc, #40]	@ (800360c <HAL_RCC_ClockConfig+0x364>)
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80035e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003610 <HAL_RCC_ClockConfig+0x368>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fe fa0e 	bl	8001a0c <HAL_InitTick>
 80035f0:	4603      	mov	r3, r0
 80035f2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	58024400 	.word	0x58024400
 8003604:	080050e0 	.word	0x080050e0
 8003608:	24000004 	.word	0x24000004
 800360c:	24000000 	.word	0x24000000
 8003610:	24000014 	.word	0x24000014

08003614 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8003618:	4b05      	ldr	r3, [pc, #20]	@ (8003630 <HAL_RCC_EnableCSS+0x1c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a04      	ldr	r2, [pc, #16]	@ (8003630 <HAL_RCC_EnableCSS+0x1c>)
 800361e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003622:	6013      	str	r3, [r2, #0]
}
 8003624:	bf00      	nop
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	58024400 	.word	0x58024400

08003634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003634:	b480      	push	{r7}
 8003636:	b089      	sub	sp, #36	@ 0x24
 8003638:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800363a:	4bb3      	ldr	r3, [pc, #716]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003642:	2b18      	cmp	r3, #24
 8003644:	f200 8155 	bhi.w	80038f2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003648:	a201      	add	r2, pc, #4	@ (adr r2, 8003650 <HAL_RCC_GetSysClockFreq+0x1c>)
 800364a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800364e:	bf00      	nop
 8003650:	080036b5 	.word	0x080036b5
 8003654:	080038f3 	.word	0x080038f3
 8003658:	080038f3 	.word	0x080038f3
 800365c:	080038f3 	.word	0x080038f3
 8003660:	080038f3 	.word	0x080038f3
 8003664:	080038f3 	.word	0x080038f3
 8003668:	080038f3 	.word	0x080038f3
 800366c:	080038f3 	.word	0x080038f3
 8003670:	080036db 	.word	0x080036db
 8003674:	080038f3 	.word	0x080038f3
 8003678:	080038f3 	.word	0x080038f3
 800367c:	080038f3 	.word	0x080038f3
 8003680:	080038f3 	.word	0x080038f3
 8003684:	080038f3 	.word	0x080038f3
 8003688:	080038f3 	.word	0x080038f3
 800368c:	080038f3 	.word	0x080038f3
 8003690:	080036e1 	.word	0x080036e1
 8003694:	080038f3 	.word	0x080038f3
 8003698:	080038f3 	.word	0x080038f3
 800369c:	080038f3 	.word	0x080038f3
 80036a0:	080038f3 	.word	0x080038f3
 80036a4:	080038f3 	.word	0x080038f3
 80036a8:	080038f3 	.word	0x080038f3
 80036ac:	080038f3 	.word	0x080038f3
 80036b0:	080036e7 	.word	0x080036e7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036b4:	4b94      	ldr	r3, [pc, #592]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0320 	and.w	r3, r3, #32
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d009      	beq.n	80036d4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80036c0:	4b91      	ldr	r3, [pc, #580]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	08db      	lsrs	r3, r3, #3
 80036c6:	f003 0303 	and.w	r3, r3, #3
 80036ca:	4a90      	ldr	r2, [pc, #576]	@ (800390c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80036cc:	fa22 f303 	lsr.w	r3, r2, r3
 80036d0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80036d2:	e111      	b.n	80038f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80036d4:	4b8d      	ldr	r3, [pc, #564]	@ (800390c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80036d6:	61bb      	str	r3, [r7, #24]
      break;
 80036d8:	e10e      	b.n	80038f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80036da:	4b8d      	ldr	r3, [pc, #564]	@ (8003910 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80036dc:	61bb      	str	r3, [r7, #24]
      break;
 80036de:	e10b      	b.n	80038f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80036e0:	4b8c      	ldr	r3, [pc, #560]	@ (8003914 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80036e2:	61bb      	str	r3, [r7, #24]
      break;
 80036e4:	e108      	b.n	80038f8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80036e6:	4b88      	ldr	r3, [pc, #544]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ea:	f003 0303 	and.w	r3, r3, #3
 80036ee:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80036f0:	4b85      	ldr	r3, [pc, #532]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f4:	091b      	lsrs	r3, r3, #4
 80036f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036fa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80036fc:	4b82      	ldr	r3, [pc, #520]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003706:	4b80      	ldr	r3, [pc, #512]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800370a:	08db      	lsrs	r3, r3, #3
 800370c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	fb02 f303 	mul.w	r3, r2, r3
 8003716:	ee07 3a90 	vmov	s15, r3
 800371a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800371e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	2b00      	cmp	r3, #0
 8003726:	f000 80e1 	beq.w	80038ec <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2b02      	cmp	r3, #2
 800372e:	f000 8083 	beq.w	8003838 <HAL_RCC_GetSysClockFreq+0x204>
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	2b02      	cmp	r3, #2
 8003736:	f200 80a1 	bhi.w	800387c <HAL_RCC_GetSysClockFreq+0x248>
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d003      	beq.n	8003748 <HAL_RCC_GetSysClockFreq+0x114>
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d056      	beq.n	80037f4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003746:	e099      	b.n	800387c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003748:	4b6f      	ldr	r3, [pc, #444]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0320 	and.w	r3, r3, #32
 8003750:	2b00      	cmp	r3, #0
 8003752:	d02d      	beq.n	80037b0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003754:	4b6c      	ldr	r3, [pc, #432]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	08db      	lsrs	r3, r3, #3
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	4a6b      	ldr	r2, [pc, #428]	@ (800390c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003760:	fa22 f303 	lsr.w	r3, r2, r3
 8003764:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	ee07 3a90 	vmov	s15, r3
 800376c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	ee07 3a90 	vmov	s15, r3
 8003776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800377a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800377e:	4b62      	ldr	r3, [pc, #392]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003782:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003786:	ee07 3a90 	vmov	s15, r3
 800378a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800378e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003792:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003918 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003796:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800379a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800379e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037aa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80037ae:	e087      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	ee07 3a90 	vmov	s15, r3
 80037b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037ba:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800391c <HAL_RCC_GetSysClockFreq+0x2e8>
 80037be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037c2:	4b51      	ldr	r3, [pc, #324]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ca:	ee07 3a90 	vmov	s15, r3
 80037ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80037d6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003918 <HAL_RCC_GetSysClockFreq+0x2e4>
 80037da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80037f2:	e065      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	ee07 3a90 	vmov	s15, r3
 80037fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037fe:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003920 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003802:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003806:	4b40      	ldr	r3, [pc, #256]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800380e:	ee07 3a90 	vmov	s15, r3
 8003812:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003816:	ed97 6a02 	vldr	s12, [r7, #8]
 800381a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003918 <HAL_RCC_GetSysClockFreq+0x2e4>
 800381e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003822:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003826:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800382a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800382e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003832:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003836:	e043      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	ee07 3a90 	vmov	s15, r3
 800383e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003842:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003924 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800384a:	4b2f      	ldr	r3, [pc, #188]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800384c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003852:	ee07 3a90 	vmov	s15, r3
 8003856:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800385a:	ed97 6a02 	vldr	s12, [r7, #8]
 800385e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003918 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003862:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003866:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800386a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800386e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003876:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800387a:	e021      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	ee07 3a90 	vmov	s15, r3
 8003882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003886:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003920 <HAL_RCC_GetSysClockFreq+0x2ec>
 800388a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800388e:	4b1e      	ldr	r3, [pc, #120]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003896:	ee07 3a90 	vmov	s15, r3
 800389a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800389e:	ed97 6a02 	vldr	s12, [r7, #8]
 80038a2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003918 <HAL_RCC_GetSysClockFreq+0x2e4>
 80038a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80038be:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80038c0:	4b11      	ldr	r3, [pc, #68]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c4:	0a5b      	lsrs	r3, r3, #9
 80038c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038ca:	3301      	adds	r3, #1
 80038cc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	ee07 3a90 	vmov	s15, r3
 80038d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80038dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038e4:	ee17 3a90 	vmov	r3, s15
 80038e8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80038ea:	e005      	b.n	80038f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80038ec:	2300      	movs	r3, #0
 80038ee:	61bb      	str	r3, [r7, #24]
      break;
 80038f0:	e002      	b.n	80038f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80038f2:	4b07      	ldr	r3, [pc, #28]	@ (8003910 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80038f4:	61bb      	str	r3, [r7, #24]
      break;
 80038f6:	bf00      	nop
  }

  return sysclockfreq;
 80038f8:	69bb      	ldr	r3, [r7, #24]
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3724      	adds	r7, #36	@ 0x24
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	58024400 	.word	0x58024400
 800390c:	03d09000 	.word	0x03d09000
 8003910:	003d0900 	.word	0x003d0900
 8003914:	017d7840 	.word	0x017d7840
 8003918:	46000000 	.word	0x46000000
 800391c:	4c742400 	.word	0x4c742400
 8003920:	4a742400 	.word	0x4a742400
 8003924:	4bbebc20 	.word	0x4bbebc20

08003928 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800392c:	4b07      	ldr	r3, [pc, #28]	@ (800394c <HAL_RCC_NMI_IRQHandler+0x24>)
 800392e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003934:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003938:	d105      	bne.n	8003946 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800393a:	f000 f809 	bl	8003950 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800393e:	4b03      	ldr	r3, [pc, #12]	@ (800394c <HAL_RCC_NMI_IRQHandler+0x24>)
 8003940:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003944:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 8003946:	bf00      	nop
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	58024400 	.word	0x58024400

08003950 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8003954:	bf00      	nop
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
	...

08003960 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003960:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003964:	b0ca      	sub	sp, #296	@ 0x128
 8003966:	af00      	add	r7, sp, #0
 8003968:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800396c:	2300      	movs	r3, #0
 800396e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003972:	2300      	movs	r3, #0
 8003974:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800397c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003980:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003984:	2500      	movs	r5, #0
 8003986:	ea54 0305 	orrs.w	r3, r4, r5
 800398a:	d049      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800398c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003990:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003992:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003996:	d02f      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003998:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800399c:	d828      	bhi.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800399e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039a2:	d01a      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80039a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039a8:	d822      	bhi.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d003      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80039ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039b2:	d007      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80039b4:	e01c      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039b6:	4bb8      	ldr	r3, [pc, #736]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ba:	4ab7      	ldr	r2, [pc, #732]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80039c2:	e01a      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c8:	3308      	adds	r3, #8
 80039ca:	2102      	movs	r1, #2
 80039cc:	4618      	mov	r0, r3
 80039ce:	f001 f9d1 	bl	8004d74 <RCCEx_PLL2_Config>
 80039d2:	4603      	mov	r3, r0
 80039d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80039d8:	e00f      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80039da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039de:	3328      	adds	r3, #40	@ 0x28
 80039e0:	2102      	movs	r1, #2
 80039e2:	4618      	mov	r0, r3
 80039e4:	f001 fa78 	bl	8004ed8 <RCCEx_PLL3_Config>
 80039e8:	4603      	mov	r3, r0
 80039ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80039ee:	e004      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039f6:	e000      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80039f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d10a      	bne.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003a02:	4ba5      	ldr	r3, [pc, #660]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a10:	4aa1      	ldr	r2, [pc, #644]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a12:	430b      	orrs	r3, r1
 8003a14:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a16:	e003      	b.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a28:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003a2c:	f04f 0900 	mov.w	r9, #0
 8003a30:	ea58 0309 	orrs.w	r3, r8, r9
 8003a34:	d047      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a3c:	2b04      	cmp	r3, #4
 8003a3e:	d82a      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003a40:	a201      	add	r2, pc, #4	@ (adr r2, 8003a48 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a46:	bf00      	nop
 8003a48:	08003a5d 	.word	0x08003a5d
 8003a4c:	08003a6b 	.word	0x08003a6b
 8003a50:	08003a81 	.word	0x08003a81
 8003a54:	08003a9f 	.word	0x08003a9f
 8003a58:	08003a9f 	.word	0x08003a9f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a5c:	4b8e      	ldr	r3, [pc, #568]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a60:	4a8d      	ldr	r2, [pc, #564]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a68:	e01a      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6e:	3308      	adds	r3, #8
 8003a70:	2100      	movs	r1, #0
 8003a72:	4618      	mov	r0, r3
 8003a74:	f001 f97e 	bl	8004d74 <RCCEx_PLL2_Config>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a7e:	e00f      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a84:	3328      	adds	r3, #40	@ 0x28
 8003a86:	2100      	movs	r1, #0
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f001 fa25 	bl	8004ed8 <RCCEx_PLL3_Config>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a94:	e004      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a9c:	e000      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003a9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10a      	bne.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003aa8:	4b7b      	ldr	r3, [pc, #492]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aac:	f023 0107 	bic.w	r1, r3, #7
 8003ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab6:	4a78      	ldr	r2, [pc, #480]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	6513      	str	r3, [r2, #80]	@ 0x50
 8003abc:	e003      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003abe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ac2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ace:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003ad2:	f04f 0b00 	mov.w	fp, #0
 8003ad6:	ea5a 030b 	orrs.w	r3, sl, fp
 8003ada:	d04c      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ae6:	d030      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003ae8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aec:	d829      	bhi.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003aee:	2bc0      	cmp	r3, #192	@ 0xc0
 8003af0:	d02d      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003af2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003af4:	d825      	bhi.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003af6:	2b80      	cmp	r3, #128	@ 0x80
 8003af8:	d018      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003afa:	2b80      	cmp	r3, #128	@ 0x80
 8003afc:	d821      	bhi.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d002      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003b02:	2b40      	cmp	r3, #64	@ 0x40
 8003b04:	d007      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003b06:	e01c      	b.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b08:	4b63      	ldr	r3, [pc, #396]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0c:	4a62      	ldr	r2, [pc, #392]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003b14:	e01c      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1a:	3308      	adds	r3, #8
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f001 f928 	bl	8004d74 <RCCEx_PLL2_Config>
 8003b24:	4603      	mov	r3, r0
 8003b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003b2a:	e011      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b30:	3328      	adds	r3, #40	@ 0x28
 8003b32:	2100      	movs	r1, #0
 8003b34:	4618      	mov	r0, r3
 8003b36:	f001 f9cf 	bl	8004ed8 <RCCEx_PLL3_Config>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003b40:	e006      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b48:	e002      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003b4a:	bf00      	nop
 8003b4c:	e000      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d10a      	bne.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003b58:	4b4f      	ldr	r3, [pc, #316]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b5c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b66:	4a4c      	ldr	r2, [pc, #304]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b6c:	e003      	b.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003b82:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003b86:	2300      	movs	r3, #0
 8003b88:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003b8c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003b90:	460b      	mov	r3, r1
 8003b92:	4313      	orrs	r3, r2
 8003b94:	d053      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003b9e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003ba2:	d035      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003ba4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003ba8:	d82e      	bhi.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003baa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003bae:	d031      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003bb0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003bb4:	d828      	bhi.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003bb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bba:	d01a      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003bbc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bc0:	d822      	bhi.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d003      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003bc6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003bca:	d007      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003bcc:	e01c      	b.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bce:	4b32      	ldr	r3, [pc, #200]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd2:	4a31      	ldr	r2, [pc, #196]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003bda:	e01c      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be0:	3308      	adds	r3, #8
 8003be2:	2100      	movs	r1, #0
 8003be4:	4618      	mov	r0, r3
 8003be6:	f001 f8c5 	bl	8004d74 <RCCEx_PLL2_Config>
 8003bea:	4603      	mov	r3, r0
 8003bec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003bf0:	e011      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf6:	3328      	adds	r3, #40	@ 0x28
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f001 f96c 	bl	8004ed8 <RCCEx_PLL3_Config>
 8003c00:	4603      	mov	r3, r0
 8003c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c06:	e006      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c0e:	e002      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003c10:	bf00      	nop
 8003c12:	e000      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003c14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10b      	bne.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c22:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003c2e:	4a1a      	ldr	r2, [pc, #104]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c30:	430b      	orrs	r3, r1
 8003c32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c34:	e003      	b.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c46:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003c4a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003c4e:	2300      	movs	r3, #0
 8003c50:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003c54:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	d056      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003c66:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c6a:	d038      	beq.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003c6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c70:	d831      	bhi.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003c72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c76:	d034      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003c78:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c7c:	d82b      	bhi.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003c7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c82:	d01d      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003c84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c88:	d825      	bhi.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d006      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003c8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c92:	d00a      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003c94:	e01f      	b.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003c96:	bf00      	nop
 8003c98:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c9c:	4ba2      	ldr	r3, [pc, #648]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca0:	4aa1      	ldr	r2, [pc, #644]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ca8:	e01c      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cae:	3308      	adds	r3, #8
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f001 f85e 	bl	8004d74 <RCCEx_PLL2_Config>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003cbe:	e011      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc4:	3328      	adds	r3, #40	@ 0x28
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f001 f905 	bl	8004ed8 <RCCEx_PLL3_Config>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cd4:	e006      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cdc:	e002      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003cde:	bf00      	nop
 8003ce0:	e000      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003ce2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ce4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10b      	bne.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003cec:	4b8e      	ldr	r3, [pc, #568]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003cfc:	4a8a      	ldr	r2, [pc, #552]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cfe:	430b      	orrs	r3, r1
 8003d00:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d02:	e003      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d14:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003d18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003d22:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003d26:	460b      	mov	r3, r1
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	d03a      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d32:	2b30      	cmp	r3, #48	@ 0x30
 8003d34:	d01f      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003d36:	2b30      	cmp	r3, #48	@ 0x30
 8003d38:	d819      	bhi.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003d3a:	2b20      	cmp	r3, #32
 8003d3c:	d00c      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003d3e:	2b20      	cmp	r3, #32
 8003d40:	d815      	bhi.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d019      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003d46:	2b10      	cmp	r3, #16
 8003d48:	d111      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d4a:	4b77      	ldr	r3, [pc, #476]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d4e:	4a76      	ldr	r2, [pc, #472]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003d56:	e011      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d5c:	3308      	adds	r3, #8
 8003d5e:	2102      	movs	r1, #2
 8003d60:	4618      	mov	r0, r3
 8003d62:	f001 f807 	bl	8004d74 <RCCEx_PLL2_Config>
 8003d66:	4603      	mov	r3, r0
 8003d68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003d6c:	e006      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d74:	e002      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003d76:	bf00      	nop
 8003d78:	e000      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003d7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10a      	bne.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003d84:	4b68      	ldr	r3, [pc, #416]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d88:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d92:	4a65      	ldr	r2, [pc, #404]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d94:	430b      	orrs	r3, r1
 8003d96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d98:	e003      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003daa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003dae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003db2:	2300      	movs	r3, #0
 8003db4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003db8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	d051      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dcc:	d035      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003dce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dd2:	d82e      	bhi.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003dd4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003dd8:	d031      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003dda:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003dde:	d828      	bhi.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003de0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003de4:	d01a      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003de6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dea:	d822      	bhi.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d003      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003df0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003df4:	d007      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003df6:	e01c      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003df8:	4b4b      	ldr	r3, [pc, #300]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfc:	4a4a      	ldr	r2, [pc, #296]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003dfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003e04:	e01c      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0a:	3308      	adds	r3, #8
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f000 ffb0 	bl	8004d74 <RCCEx_PLL2_Config>
 8003e14:	4603      	mov	r3, r0
 8003e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003e1a:	e011      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e20:	3328      	adds	r3, #40	@ 0x28
 8003e22:	2100      	movs	r1, #0
 8003e24:	4618      	mov	r0, r3
 8003e26:	f001 f857 	bl	8004ed8 <RCCEx_PLL3_Config>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003e30:	e006      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e38:	e002      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003e3a:	bf00      	nop
 8003e3c:	e000      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003e3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d10a      	bne.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003e48:	4b37      	ldr	r3, [pc, #220]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e4c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e56:	4a34      	ldr	r2, [pc, #208]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e58:	430b      	orrs	r3, r1
 8003e5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e5c:	e003      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003e72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003e76:	2300      	movs	r3, #0
 8003e78:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003e7c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003e80:	460b      	mov	r3, r1
 8003e82:	4313      	orrs	r3, r2
 8003e84:	d056      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e90:	d033      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003e92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e96:	d82c      	bhi.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003e98:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e9c:	d02f      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003e9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ea2:	d826      	bhi.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ea4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ea8:	d02b      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003eaa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003eae:	d820      	bhi.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003eb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003eb4:	d012      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003eb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003eba:	d81a      	bhi.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d022      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ec4:	d115      	bne.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eca:	3308      	adds	r3, #8
 8003ecc:	2101      	movs	r1, #1
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 ff50 	bl	8004d74 <RCCEx_PLL2_Config>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003eda:	e015      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee0:	3328      	adds	r3, #40	@ 0x28
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 fff7 	bl	8004ed8 <RCCEx_PLL3_Config>
 8003eea:	4603      	mov	r3, r0
 8003eec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003ef0:	e00a      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ef8:	e006      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003efa:	bf00      	nop
 8003efc:	e004      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003efe:	bf00      	nop
 8003f00:	e002      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f02:	bf00      	nop
 8003f04:	e000      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10d      	bne.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003f10:	4b05      	ldr	r3, [pc, #20]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f14:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f1e:	4a02      	ldr	r2, [pc, #8]	@ (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f20:	430b      	orrs	r3, r1
 8003f22:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f24:	e006      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003f26:	bf00      	nop
 8003f28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003f40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003f44:	2300      	movs	r3, #0
 8003f46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003f4a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003f4e:	460b      	mov	r3, r1
 8003f50:	4313      	orrs	r3, r2
 8003f52:	d055      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003f5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f60:	d033      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003f62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f66:	d82c      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003f68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f6c:	d02f      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f72:	d826      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003f74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f78:	d02b      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003f7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f7e:	d820      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003f80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f84:	d012      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003f86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f8a:	d81a      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d022      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003f90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f94:	d115      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f9a:	3308      	adds	r3, #8
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 fee8 	bl	8004d74 <RCCEx_PLL2_Config>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003faa:	e015      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb0:	3328      	adds	r3, #40	@ 0x28
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f000 ff8f 	bl	8004ed8 <RCCEx_PLL3_Config>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003fc0:	e00a      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fc8:	e006      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003fca:	bf00      	nop
 8003fcc:	e004      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003fce:	bf00      	nop
 8003fd0:	e002      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003fd2:	bf00      	nop
 8003fd4:	e000      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003fd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d10b      	bne.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003fe0:	4ba3      	ldr	r3, [pc, #652]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fe4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003ff0:	4a9f      	ldr	r2, [pc, #636]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ff2:	430b      	orrs	r3, r1
 8003ff4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ff6:	e003      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ff8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ffc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004008:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800400c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004010:	2300      	movs	r3, #0
 8004012:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004016:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800401a:	460b      	mov	r3, r1
 800401c:	4313      	orrs	r3, r2
 800401e:	d037      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004026:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800402a:	d00e      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800402c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004030:	d816      	bhi.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004032:	2b00      	cmp	r3, #0
 8004034:	d018      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004036:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800403a:	d111      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800403c:	4b8c      	ldr	r3, [pc, #560]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800403e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004040:	4a8b      	ldr	r2, [pc, #556]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004042:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004046:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004048:	e00f      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800404a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800404e:	3308      	adds	r3, #8
 8004050:	2101      	movs	r1, #1
 8004052:	4618      	mov	r0, r3
 8004054:	f000 fe8e 	bl	8004d74 <RCCEx_PLL2_Config>
 8004058:	4603      	mov	r3, r0
 800405a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800405e:	e004      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004066:	e000      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004068:	bf00      	nop
    }

    if (ret == HAL_OK)
 800406a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10a      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004072:	4b7f      	ldr	r3, [pc, #508]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004074:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004076:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800407a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004080:	4a7b      	ldr	r2, [pc, #492]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004082:	430b      	orrs	r3, r1
 8004084:	6513      	str	r3, [r2, #80]	@ 0x50
 8004086:	e003      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800408c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004098:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800409c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040a0:	2300      	movs	r3, #0
 80040a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80040a6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80040aa:	460b      	mov	r3, r1
 80040ac:	4313      	orrs	r3, r2
 80040ae:	d039      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80040b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040b6:	2b03      	cmp	r3, #3
 80040b8:	d81c      	bhi.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80040ba:	a201      	add	r2, pc, #4	@ (adr r2, 80040c0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80040bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c0:	080040fd 	.word	0x080040fd
 80040c4:	080040d1 	.word	0x080040d1
 80040c8:	080040df 	.word	0x080040df
 80040cc:	080040fd 	.word	0x080040fd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040d0:	4b67      	ldr	r3, [pc, #412]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d4:	4a66      	ldr	r2, [pc, #408]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80040dc:	e00f      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80040de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e2:	3308      	adds	r3, #8
 80040e4:	2102      	movs	r1, #2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 fe44 	bl	8004d74 <RCCEx_PLL2_Config>
 80040ec:	4603      	mov	r3, r0
 80040ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80040f2:	e004      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040fa:	e000      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80040fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10a      	bne.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004106:	4b5a      	ldr	r3, [pc, #360]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800410a:	f023 0103 	bic.w	r1, r3, #3
 800410e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004114:	4a56      	ldr	r2, [pc, #344]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004116:	430b      	orrs	r3, r1
 8004118:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800411a:	e003      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800411c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004120:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004130:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004134:	2300      	movs	r3, #0
 8004136:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800413a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800413e:	460b      	mov	r3, r1
 8004140:	4313      	orrs	r3, r2
 8004142:	f000 809f 	beq.w	8004284 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004146:	4b4b      	ldr	r3, [pc, #300]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a4a      	ldr	r2, [pc, #296]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800414c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004150:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004152:	f7fd fca5 	bl	8001aa0 <HAL_GetTick>
 8004156:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800415a:	e00b      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800415c:	f7fd fca0 	bl	8001aa0 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b64      	cmp	r3, #100	@ 0x64
 800416a:	d903      	bls.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004172:	e005      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004174:	4b3f      	ldr	r3, [pc, #252]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0ed      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004180:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004184:	2b00      	cmp	r3, #0
 8004186:	d179      	bne.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004188:	4b39      	ldr	r3, [pc, #228]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800418a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800418c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004190:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004194:	4053      	eors	r3, r2
 8004196:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800419a:	2b00      	cmp	r3, #0
 800419c:	d015      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800419e:	4b34      	ldr	r3, [pc, #208]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041aa:	4b31      	ldr	r3, [pc, #196]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ae:	4a30      	ldr	r2, [pc, #192]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041b4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041b6:	4b2e      	ldr	r3, [pc, #184]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041c0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80041c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80041c8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80041ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80041d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041d6:	d118      	bne.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d8:	f7fd fc62 	bl	8001aa0 <HAL_GetTick>
 80041dc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80041e0:	e00d      	b.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041e2:	f7fd fc5d 	bl	8001aa0 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80041ec:	1ad2      	subs	r2, r2, r3
 80041ee:	f241 3388 	movw	r3, #5000	@ 0x1388
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d903      	bls.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80041fc:	e005      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80041fe:	4b1c      	ldr	r3, [pc, #112]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d0eb      	beq.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800420a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800420e:	2b00      	cmp	r3, #0
 8004210:	d129      	bne.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004216:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800421a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800421e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004222:	d10e      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004224:	4b12      	ldr	r3, [pc, #72]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800422c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004230:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004234:	091a      	lsrs	r2, r3, #4
 8004236:	4b10      	ldr	r3, [pc, #64]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004238:	4013      	ands	r3, r2
 800423a:	4a0d      	ldr	r2, [pc, #52]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800423c:	430b      	orrs	r3, r1
 800423e:	6113      	str	r3, [r2, #16]
 8004240:	e005      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004242:	4b0b      	ldr	r3, [pc, #44]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	4a0a      	ldr	r2, [pc, #40]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004248:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800424c:	6113      	str	r3, [r2, #16]
 800424e:	4b08      	ldr	r3, [pc, #32]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004250:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004256:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800425a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800425e:	4a04      	ldr	r2, [pc, #16]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004260:	430b      	orrs	r3, r1
 8004262:	6713      	str	r3, [r2, #112]	@ 0x70
 8004264:	e00e      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004266:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800426a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800426e:	e009      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004270:	58024400 	.word	0x58024400
 8004274:	58024800 	.word	0x58024800
 8004278:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800427c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004280:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428c:	f002 0301 	and.w	r3, r2, #1
 8004290:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004294:	2300      	movs	r3, #0
 8004296:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800429a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800429e:	460b      	mov	r3, r1
 80042a0:	4313      	orrs	r3, r2
 80042a2:	f000 8089 	beq.w	80043b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042ac:	2b28      	cmp	r3, #40	@ 0x28
 80042ae:	d86b      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80042b0:	a201      	add	r2, pc, #4	@ (adr r2, 80042b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80042b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042b6:	bf00      	nop
 80042b8:	08004391 	.word	0x08004391
 80042bc:	08004389 	.word	0x08004389
 80042c0:	08004389 	.word	0x08004389
 80042c4:	08004389 	.word	0x08004389
 80042c8:	08004389 	.word	0x08004389
 80042cc:	08004389 	.word	0x08004389
 80042d0:	08004389 	.word	0x08004389
 80042d4:	08004389 	.word	0x08004389
 80042d8:	0800435d 	.word	0x0800435d
 80042dc:	08004389 	.word	0x08004389
 80042e0:	08004389 	.word	0x08004389
 80042e4:	08004389 	.word	0x08004389
 80042e8:	08004389 	.word	0x08004389
 80042ec:	08004389 	.word	0x08004389
 80042f0:	08004389 	.word	0x08004389
 80042f4:	08004389 	.word	0x08004389
 80042f8:	08004373 	.word	0x08004373
 80042fc:	08004389 	.word	0x08004389
 8004300:	08004389 	.word	0x08004389
 8004304:	08004389 	.word	0x08004389
 8004308:	08004389 	.word	0x08004389
 800430c:	08004389 	.word	0x08004389
 8004310:	08004389 	.word	0x08004389
 8004314:	08004389 	.word	0x08004389
 8004318:	08004391 	.word	0x08004391
 800431c:	08004389 	.word	0x08004389
 8004320:	08004389 	.word	0x08004389
 8004324:	08004389 	.word	0x08004389
 8004328:	08004389 	.word	0x08004389
 800432c:	08004389 	.word	0x08004389
 8004330:	08004389 	.word	0x08004389
 8004334:	08004389 	.word	0x08004389
 8004338:	08004391 	.word	0x08004391
 800433c:	08004389 	.word	0x08004389
 8004340:	08004389 	.word	0x08004389
 8004344:	08004389 	.word	0x08004389
 8004348:	08004389 	.word	0x08004389
 800434c:	08004389 	.word	0x08004389
 8004350:	08004389 	.word	0x08004389
 8004354:	08004389 	.word	0x08004389
 8004358:	08004391 	.word	0x08004391
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800435c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004360:	3308      	adds	r3, #8
 8004362:	2101      	movs	r1, #1
 8004364:	4618      	mov	r0, r3
 8004366:	f000 fd05 	bl	8004d74 <RCCEx_PLL2_Config>
 800436a:	4603      	mov	r3, r0
 800436c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004370:	e00f      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004376:	3328      	adds	r3, #40	@ 0x28
 8004378:	2101      	movs	r1, #1
 800437a:	4618      	mov	r0, r3
 800437c:	f000 fdac 	bl	8004ed8 <RCCEx_PLL3_Config>
 8004380:	4603      	mov	r3, r0
 8004382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004386:	e004      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800438e:	e000      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004390:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10a      	bne.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800439a:	4bbf      	ldr	r3, [pc, #764]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800439c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800439e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80043a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043a8:	4abb      	ldr	r2, [pc, #748]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043aa:	430b      	orrs	r3, r1
 80043ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80043ae:	e003      	b.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80043b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c0:	f002 0302 	and.w	r3, r2, #2
 80043c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80043c8:	2300      	movs	r3, #0
 80043ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80043ce:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80043d2:	460b      	mov	r3, r1
 80043d4:	4313      	orrs	r3, r2
 80043d6:	d041      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80043d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043de:	2b05      	cmp	r3, #5
 80043e0:	d824      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80043e2:	a201      	add	r2, pc, #4	@ (adr r2, 80043e8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80043e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e8:	08004435 	.word	0x08004435
 80043ec:	08004401 	.word	0x08004401
 80043f0:	08004417 	.word	0x08004417
 80043f4:	08004435 	.word	0x08004435
 80043f8:	08004435 	.word	0x08004435
 80043fc:	08004435 	.word	0x08004435
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004404:	3308      	adds	r3, #8
 8004406:	2101      	movs	r1, #1
 8004408:	4618      	mov	r0, r3
 800440a:	f000 fcb3 	bl	8004d74 <RCCEx_PLL2_Config>
 800440e:	4603      	mov	r3, r0
 8004410:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004414:	e00f      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441a:	3328      	adds	r3, #40	@ 0x28
 800441c:	2101      	movs	r1, #1
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fd5a 	bl	8004ed8 <RCCEx_PLL3_Config>
 8004424:	4603      	mov	r3, r0
 8004426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800442a:	e004      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004432:	e000      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004434:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10a      	bne.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800443e:	4b96      	ldr	r3, [pc, #600]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004442:	f023 0107 	bic.w	r1, r3, #7
 8004446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800444c:	4a92      	ldr	r2, [pc, #584]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800444e:	430b      	orrs	r3, r1
 8004450:	6553      	str	r3, [r2, #84]	@ 0x54
 8004452:	e003      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004458:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800445c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004464:	f002 0304 	and.w	r3, r2, #4
 8004468:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800446c:	2300      	movs	r3, #0
 800446e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004472:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004476:	460b      	mov	r3, r1
 8004478:	4313      	orrs	r3, r2
 800447a:	d044      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800447c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004480:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004484:	2b05      	cmp	r3, #5
 8004486:	d825      	bhi.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004488:	a201      	add	r2, pc, #4	@ (adr r2, 8004490 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800448a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800448e:	bf00      	nop
 8004490:	080044dd 	.word	0x080044dd
 8004494:	080044a9 	.word	0x080044a9
 8004498:	080044bf 	.word	0x080044bf
 800449c:	080044dd 	.word	0x080044dd
 80044a0:	080044dd 	.word	0x080044dd
 80044a4:	080044dd 	.word	0x080044dd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ac:	3308      	adds	r3, #8
 80044ae:	2101      	movs	r1, #1
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 fc5f 	bl	8004d74 <RCCEx_PLL2_Config>
 80044b6:	4603      	mov	r3, r0
 80044b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80044bc:	e00f      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80044be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c2:	3328      	adds	r3, #40	@ 0x28
 80044c4:	2101      	movs	r1, #1
 80044c6:	4618      	mov	r0, r3
 80044c8:	f000 fd06 	bl	8004ed8 <RCCEx_PLL3_Config>
 80044cc:	4603      	mov	r3, r0
 80044ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80044d2:	e004      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044da:	e000      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80044dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10b      	bne.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044e6:	4b6c      	ldr	r3, [pc, #432]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ea:	f023 0107 	bic.w	r1, r3, #7
 80044ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044f6:	4a68      	ldr	r2, [pc, #416]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044f8:	430b      	orrs	r3, r1
 80044fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80044fc:	e003      	b.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004502:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800450e:	f002 0320 	and.w	r3, r2, #32
 8004512:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004516:	2300      	movs	r3, #0
 8004518:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800451c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004520:	460b      	mov	r3, r1
 8004522:	4313      	orrs	r3, r2
 8004524:	d055      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800452e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004532:	d033      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004534:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004538:	d82c      	bhi.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800453a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800453e:	d02f      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004540:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004544:	d826      	bhi.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004546:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800454a:	d02b      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800454c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004550:	d820      	bhi.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004552:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004556:	d012      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004558:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800455c:	d81a      	bhi.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800455e:	2b00      	cmp	r3, #0
 8004560:	d022      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004562:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004566:	d115      	bne.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800456c:	3308      	adds	r3, #8
 800456e:	2100      	movs	r1, #0
 8004570:	4618      	mov	r0, r3
 8004572:	f000 fbff 	bl	8004d74 <RCCEx_PLL2_Config>
 8004576:	4603      	mov	r3, r0
 8004578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800457c:	e015      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800457e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004582:	3328      	adds	r3, #40	@ 0x28
 8004584:	2102      	movs	r1, #2
 8004586:	4618      	mov	r0, r3
 8004588:	f000 fca6 	bl	8004ed8 <RCCEx_PLL3_Config>
 800458c:	4603      	mov	r3, r0
 800458e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004592:	e00a      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800459a:	e006      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800459c:	bf00      	nop
 800459e:	e004      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80045a0:	bf00      	nop
 80045a2:	e002      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80045a4:	bf00      	nop
 80045a6:	e000      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80045a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10b      	bne.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045b2:	4b39      	ldr	r3, [pc, #228]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80045ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c2:	4a35      	ldr	r2, [pc, #212]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045c4:	430b      	orrs	r3, r1
 80045c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80045c8:	e003      	b.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80045d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045da:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80045de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80045e2:	2300      	movs	r3, #0
 80045e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80045e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80045ec:	460b      	mov	r3, r1
 80045ee:	4313      	orrs	r3, r2
 80045f0:	d058      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80045f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80045fe:	d033      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004600:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004604:	d82c      	bhi.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800460a:	d02f      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800460c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004610:	d826      	bhi.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004612:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004616:	d02b      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004618:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800461c:	d820      	bhi.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800461e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004622:	d012      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004624:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004628:	d81a      	bhi.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800462a:	2b00      	cmp	r3, #0
 800462c:	d022      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800462e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004632:	d115      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004638:	3308      	adds	r3, #8
 800463a:	2100      	movs	r1, #0
 800463c:	4618      	mov	r0, r3
 800463e:	f000 fb99 	bl	8004d74 <RCCEx_PLL2_Config>
 8004642:	4603      	mov	r3, r0
 8004644:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004648:	e015      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800464a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464e:	3328      	adds	r3, #40	@ 0x28
 8004650:	2102      	movs	r1, #2
 8004652:	4618      	mov	r0, r3
 8004654:	f000 fc40 	bl	8004ed8 <RCCEx_PLL3_Config>
 8004658:	4603      	mov	r3, r0
 800465a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800465e:	e00a      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004666:	e006      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004668:	bf00      	nop
 800466a:	e004      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800466c:	bf00      	nop
 800466e:	e002      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004670:	bf00      	nop
 8004672:	e000      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10e      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800467e:	4b06      	ldr	r3, [pc, #24]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004682:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800468e:	4a02      	ldr	r2, [pc, #8]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004690:	430b      	orrs	r3, r1
 8004692:	6593      	str	r3, [r2, #88]	@ 0x58
 8004694:	e006      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004696:	bf00      	nop
 8004698:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800469c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80046a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ac:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80046b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80046b4:	2300      	movs	r3, #0
 80046b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80046ba:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80046be:	460b      	mov	r3, r1
 80046c0:	4313      	orrs	r3, r2
 80046c2:	d055      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80046c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80046cc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80046d0:	d033      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80046d2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80046d6:	d82c      	bhi.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80046d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046dc:	d02f      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80046de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046e2:	d826      	bhi.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80046e4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80046e8:	d02b      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80046ea:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80046ee:	d820      	bhi.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80046f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046f4:	d012      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80046f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046fa:	d81a      	bhi.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d022      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004700:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004704:	d115      	bne.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470a:	3308      	adds	r3, #8
 800470c:	2100      	movs	r1, #0
 800470e:	4618      	mov	r0, r3
 8004710:	f000 fb30 	bl	8004d74 <RCCEx_PLL2_Config>
 8004714:	4603      	mov	r3, r0
 8004716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800471a:	e015      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800471c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004720:	3328      	adds	r3, #40	@ 0x28
 8004722:	2102      	movs	r1, #2
 8004724:	4618      	mov	r0, r3
 8004726:	f000 fbd7 	bl	8004ed8 <RCCEx_PLL3_Config>
 800472a:	4603      	mov	r3, r0
 800472c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004730:	e00a      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004738:	e006      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800473a:	bf00      	nop
 800473c:	e004      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800473e:	bf00      	nop
 8004740:	e002      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004742:	bf00      	nop
 8004744:	e000      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004746:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004748:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800474c:	2b00      	cmp	r3, #0
 800474e:	d10b      	bne.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004750:	4ba1      	ldr	r3, [pc, #644]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004754:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004760:	4a9d      	ldr	r2, [pc, #628]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004762:	430b      	orrs	r3, r1
 8004764:	6593      	str	r3, [r2, #88]	@ 0x58
 8004766:	e003      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800476c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004778:	f002 0308 	and.w	r3, r2, #8
 800477c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004780:	2300      	movs	r3, #0
 8004782:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004786:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800478a:	460b      	mov	r3, r1
 800478c:	4313      	orrs	r3, r2
 800478e:	d01e      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004794:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004798:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800479c:	d10c      	bne.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800479e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a2:	3328      	adds	r3, #40	@ 0x28
 80047a4:	2102      	movs	r1, #2
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fb96 	bl	8004ed8 <RCCEx_PLL3_Config>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80047b8:	4b87      	ldr	r3, [pc, #540]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047bc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047c8:	4a83      	ldr	r2, [pc, #524]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047ca:	430b      	orrs	r3, r1
 80047cc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80047ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d6:	f002 0310 	and.w	r3, r2, #16
 80047da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80047de:	2300      	movs	r3, #0
 80047e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80047e4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80047e8:	460b      	mov	r3, r1
 80047ea:	4313      	orrs	r3, r2
 80047ec:	d01e      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80047ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047fa:	d10c      	bne.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80047fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004800:	3328      	adds	r3, #40	@ 0x28
 8004802:	2102      	movs	r1, #2
 8004804:	4618      	mov	r0, r3
 8004806:	f000 fb67 	bl	8004ed8 <RCCEx_PLL3_Config>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d002      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004816:	4b70      	ldr	r3, [pc, #448]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800481e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004822:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004826:	4a6c      	ldr	r2, [pc, #432]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004828:	430b      	orrs	r3, r1
 800482a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800482c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004834:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004838:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800483c:	2300      	movs	r3, #0
 800483e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004842:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004846:	460b      	mov	r3, r1
 8004848:	4313      	orrs	r3, r2
 800484a:	d03e      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800484c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004850:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004854:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004858:	d022      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800485a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800485e:	d81b      	bhi.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004860:	2b00      	cmp	r3, #0
 8004862:	d003      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004868:	d00b      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800486a:	e015      	b.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800486c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004870:	3308      	adds	r3, #8
 8004872:	2100      	movs	r1, #0
 8004874:	4618      	mov	r0, r3
 8004876:	f000 fa7d 	bl	8004d74 <RCCEx_PLL2_Config>
 800487a:	4603      	mov	r3, r0
 800487c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004880:	e00f      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004886:	3328      	adds	r3, #40	@ 0x28
 8004888:	2102      	movs	r1, #2
 800488a:	4618      	mov	r0, r3
 800488c:	f000 fb24 	bl	8004ed8 <RCCEx_PLL3_Config>
 8004890:	4603      	mov	r3, r0
 8004892:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004896:	e004      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800489e:	e000      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80048a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10b      	bne.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80048aa:	4b4b      	ldr	r3, [pc, #300]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80048b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048ba:	4a47      	ldr	r2, [pc, #284]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048bc:	430b      	orrs	r3, r1
 80048be:	6593      	str	r3, [r2, #88]	@ 0x58
 80048c0:	e003      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80048ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80048d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80048d8:	2300      	movs	r3, #0
 80048da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80048dc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80048e0:	460b      	mov	r3, r1
 80048e2:	4313      	orrs	r3, r2
 80048e4:	d03b      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80048e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80048f2:	d01f      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80048f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80048f8:	d818      	bhi.n	800492c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80048fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048fe:	d003      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004900:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004904:	d007      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004906:	e011      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004908:	4b33      	ldr	r3, [pc, #204]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800490a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800490c:	4a32      	ldr	r2, [pc, #200]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800490e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004912:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004914:	e00f      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491a:	3328      	adds	r3, #40	@ 0x28
 800491c:	2101      	movs	r1, #1
 800491e:	4618      	mov	r0, r3
 8004920:	f000 fada 	bl	8004ed8 <RCCEx_PLL3_Config>
 8004924:	4603      	mov	r3, r0
 8004926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800492a:	e004      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004932:	e000      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004934:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800493a:	2b00      	cmp	r3, #0
 800493c:	d10b      	bne.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800493e:	4b26      	ldr	r3, [pc, #152]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004942:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494e:	4a22      	ldr	r2, [pc, #136]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004950:	430b      	orrs	r3, r1
 8004952:	6553      	str	r3, [r2, #84]	@ 0x54
 8004954:	e003      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004956:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800495a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800495e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004966:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800496a:	673b      	str	r3, [r7, #112]	@ 0x70
 800496c:	2300      	movs	r3, #0
 800496e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004970:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004974:	460b      	mov	r3, r1
 8004976:	4313      	orrs	r3, r2
 8004978:	d034      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800497a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004980:	2b00      	cmp	r3, #0
 8004982:	d003      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004984:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004988:	d007      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800498a:	e011      	b.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800498c:	4b12      	ldr	r3, [pc, #72]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800498e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004990:	4a11      	ldr	r2, [pc, #68]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004992:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004996:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004998:	e00e      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800499a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800499e:	3308      	adds	r3, #8
 80049a0:	2102      	movs	r1, #2
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 f9e6 	bl	8004d74 <RCCEx_PLL2_Config>
 80049a8:	4603      	mov	r3, r0
 80049aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80049ae:	e003      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d10d      	bne.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80049c0:	4b05      	ldr	r3, [pc, #20]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80049c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ce:	4a02      	ldr	r2, [pc, #8]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049d0:	430b      	orrs	r3, r1
 80049d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049d4:	e006      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80049d6:	bf00      	nop
 80049d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80049e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ec:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80049f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80049f2:	2300      	movs	r3, #0
 80049f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80049f6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80049fa:	460b      	mov	r3, r1
 80049fc:	4313      	orrs	r3, r2
 80049fe:	d00c      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a04:	3328      	adds	r3, #40	@ 0x28
 8004a06:	2102      	movs	r1, #2
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f000 fa65 	bl	8004ed8 <RCCEx_PLL3_Config>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d002      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a22:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004a26:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a28:	2300      	movs	r3, #0
 8004a2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a2c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004a30:	460b      	mov	r3, r1
 8004a32:	4313      	orrs	r3, r2
 8004a34:	d038      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a42:	d018      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004a44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a48:	d811      	bhi.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004a4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a4e:	d014      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a54:	d80b      	bhi.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d011      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a5e:	d106      	bne.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a60:	4bc3      	ldr	r3, [pc, #780]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a64:	4ac2      	ldr	r2, [pc, #776]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004a6c:	e008      	b.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a74:	e004      	b.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004a76:	bf00      	nop
 8004a78:	e002      	b.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004a7a:	bf00      	nop
 8004a7c:	e000      	b.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004a7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10b      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a88:	4bb9      	ldr	r3, [pc, #740]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a8c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a98:	4ab5      	ldr	r2, [pc, #724]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a9a:	430b      	orrs	r3, r1
 8004a9c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a9e:	e003      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004ab4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004aba:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004abe:	460b      	mov	r3, r1
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	d009      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004ac4:	4baa      	ldr	r3, [pc, #680]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ac8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ad2:	4aa7      	ldr	r2, [pc, #668]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ad4:	430b      	orrs	r3, r1
 8004ad6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004ae4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	657b      	str	r3, [r7, #84]	@ 0x54
 8004aea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004aee:	460b      	mov	r3, r1
 8004af0:	4313      	orrs	r3, r2
 8004af2:	d00a      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004af4:	4b9e      	ldr	r3, [pc, #632]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b00:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004b04:	4a9a      	ldr	r2, [pc, #616]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b06:	430b      	orrs	r3, r1
 8004b08:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b12:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004b16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b18:	2300      	movs	r3, #0
 8004b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b1c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004b20:	460b      	mov	r3, r1
 8004b22:	4313      	orrs	r3, r2
 8004b24:	d009      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b26:	4b92      	ldr	r3, [pc, #584]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b2a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b34:	4a8e      	ldr	r2, [pc, #568]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b36:	430b      	orrs	r3, r1
 8004b38:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b42:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004b46:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b48:	2300      	movs	r3, #0
 8004b4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b4c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004b50:	460b      	mov	r3, r1
 8004b52:	4313      	orrs	r3, r2
 8004b54:	d00e      	beq.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004b56:	4b86      	ldr	r3, [pc, #536]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	4a85      	ldr	r2, [pc, #532]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b5c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004b60:	6113      	str	r3, [r2, #16]
 8004b62:	4b83      	ldr	r3, [pc, #524]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b64:	6919      	ldr	r1, [r3, #16]
 8004b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004b6e:	4a80      	ldr	r2, [pc, #512]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b70:	430b      	orrs	r3, r1
 8004b72:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004b80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b82:	2300      	movs	r3, #0
 8004b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b86:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	d009      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004b90:	4b77      	ldr	r3, [pc, #476]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b94:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b9e:	4a74      	ldr	r2, [pc, #464]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bac:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004bb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bb6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004bba:	460b      	mov	r3, r1
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	d00a      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004bc0:	4b6b      	ldr	r3, [pc, #428]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bc4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bd0:	4a67      	ldr	r2, [pc, #412]	@ (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bd2:	430b      	orrs	r3, r1
 8004bd4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bde:	2100      	movs	r1, #0
 8004be0:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004be2:	f003 0301 	and.w	r3, r3, #1
 8004be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004be8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004bec:	460b      	mov	r3, r1
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	d011      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf6:	3308      	adds	r3, #8
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 f8ba 	bl	8004d74 <RCCEx_PLL2_Config>
 8004c00:	4603      	mov	r3, r0
 8004c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1e:	2100      	movs	r1, #0
 8004c20:	6239      	str	r1, [r7, #32]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c28:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	d011      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c36:	3308      	adds	r3, #8
 8004c38:	2101      	movs	r1, #1
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 f89a 	bl	8004d74 <RCCEx_PLL2_Config>
 8004c40:	4603      	mov	r3, r0
 8004c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5e:	2100      	movs	r1, #0
 8004c60:	61b9      	str	r1, [r7, #24]
 8004c62:	f003 0304 	and.w	r3, r3, #4
 8004c66:	61fb      	str	r3, [r7, #28]
 8004c68:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	d011      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c76:	3308      	adds	r3, #8
 8004c78:	2102      	movs	r1, #2
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 f87a 	bl	8004d74 <RCCEx_PLL2_Config>
 8004c80:	4603      	mov	r3, r0
 8004c82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d003      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	6139      	str	r1, [r7, #16]
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	617b      	str	r3, [r7, #20]
 8004ca8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004cac:	460b      	mov	r3, r1
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	d011      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb6:	3328      	adds	r3, #40	@ 0x28
 8004cb8:	2100      	movs	r1, #0
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 f90c 	bl	8004ed8 <RCCEx_PLL3_Config>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d003      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cde:	2100      	movs	r1, #0
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	f003 0310 	and.w	r3, r3, #16
 8004ce6:	60fb      	str	r3, [r7, #12]
 8004ce8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004cec:	460b      	mov	r3, r1
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	d011      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf6:	3328      	adds	r3, #40	@ 0x28
 8004cf8:	2101      	movs	r1, #1
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 f8ec 	bl	8004ed8 <RCCEx_PLL3_Config>
 8004d00:	4603      	mov	r3, r0
 8004d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004d06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1e:	2100      	movs	r1, #0
 8004d20:	6039      	str	r1, [r7, #0]
 8004d22:	f003 0320 	and.w	r3, r3, #32
 8004d26:	607b      	str	r3, [r7, #4]
 8004d28:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	d011      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d36:	3328      	adds	r3, #40	@ 0x28
 8004d38:	2102      	movs	r1, #2
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 f8cc 	bl	8004ed8 <RCCEx_PLL3_Config>
 8004d40:	4603      	mov	r3, r0
 8004d42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d003      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004d56:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	e000      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d70:	58024400 	.word	0x58024400

08004d74 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d82:	4b53      	ldr	r3, [pc, #332]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d86:	f003 0303 	and.w	r3, r3, #3
 8004d8a:	2b03      	cmp	r3, #3
 8004d8c:	d101      	bne.n	8004d92 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e099      	b.n	8004ec6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004d92:	4b4f      	ldr	r3, [pc, #316]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a4e      	ldr	r2, [pc, #312]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004d98:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d9e:	f7fc fe7f 	bl	8001aa0 <HAL_GetTick>
 8004da2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004da4:	e008      	b.n	8004db8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004da6:	f7fc fe7b 	bl	8001aa0 <HAL_GetTick>
 8004daa:	4602      	mov	r2, r0
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d901      	bls.n	8004db8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004db4:	2303      	movs	r3, #3
 8004db6:	e086      	b.n	8004ec6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004db8:	4b45      	ldr	r3, [pc, #276]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d1f0      	bne.n	8004da6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004dc4:	4b42      	ldr	r3, [pc, #264]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	031b      	lsls	r3, r3, #12
 8004dd2:	493f      	ldr	r1, [pc, #252]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	628b      	str	r3, [r1, #40]	@ 0x28
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	3b01      	subs	r3, #1
 8004de8:	025b      	lsls	r3, r3, #9
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	3b01      	subs	r3, #1
 8004df4:	041b      	lsls	r3, r3, #16
 8004df6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	061b      	lsls	r3, r3, #24
 8004e04:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e08:	4931      	ldr	r1, [pc, #196]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004e0e:	4b30      	ldr	r3, [pc, #192]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e12:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	492d      	ldr	r1, [pc, #180]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004e20:	4b2b      	ldr	r3, [pc, #172]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e24:	f023 0220 	bic.w	r2, r3, #32
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	4928      	ldr	r1, [pc, #160]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004e32:	4b27      	ldr	r3, [pc, #156]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e36:	4a26      	ldr	r2, [pc, #152]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e38:	f023 0310 	bic.w	r3, r3, #16
 8004e3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004e3e:	4b24      	ldr	r3, [pc, #144]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e42:	4b24      	ldr	r3, [pc, #144]	@ (8004ed4 <RCCEx_PLL2_Config+0x160>)
 8004e44:	4013      	ands	r3, r2
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	69d2      	ldr	r2, [r2, #28]
 8004e4a:	00d2      	lsls	r2, r2, #3
 8004e4c:	4920      	ldr	r1, [pc, #128]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004e52:	4b1f      	ldr	r3, [pc, #124]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e56:	4a1e      	ldr	r2, [pc, #120]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e58:	f043 0310 	orr.w	r3, r3, #16
 8004e5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d106      	bne.n	8004e72 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e64:	4b1a      	ldr	r3, [pc, #104]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e68:	4a19      	ldr	r2, [pc, #100]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e70:	e00f      	b.n	8004e92 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d106      	bne.n	8004e86 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004e78:	4b15      	ldr	r3, [pc, #84]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e7c:	4a14      	ldr	r2, [pc, #80]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e84:	e005      	b.n	8004e92 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004e86:	4b12      	ldr	r3, [pc, #72]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8a:	4a11      	ldr	r2, [pc, #68]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e8c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004e90:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004e92:	4b0f      	ldr	r3, [pc, #60]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a0e      	ldr	r2, [pc, #56]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004e98:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e9e:	f7fc fdff 	bl	8001aa0 <HAL_GetTick>
 8004ea2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ea4:	e008      	b.n	8004eb8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ea6:	f7fc fdfb 	bl	8001aa0 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d901      	bls.n	8004eb8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e006      	b.n	8004ec6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004eb8:	4b05      	ldr	r3, [pc, #20]	@ (8004ed0 <RCCEx_PLL2_Config+0x15c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0f0      	beq.n	8004ea6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	58024400 	.word	0x58024400
 8004ed4:	ffff0007 	.word	0xffff0007

08004ed8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004ee6:	4b53      	ldr	r3, [pc, #332]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eea:	f003 0303 	and.w	r3, r3, #3
 8004eee:	2b03      	cmp	r3, #3
 8004ef0:	d101      	bne.n	8004ef6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e099      	b.n	800502a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004ef6:	4b4f      	ldr	r3, [pc, #316]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a4e      	ldr	r2, [pc, #312]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004efc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f02:	f7fc fdcd 	bl	8001aa0 <HAL_GetTick>
 8004f06:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f08:	e008      	b.n	8004f1c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f0a:	f7fc fdc9 	bl	8001aa0 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d901      	bls.n	8004f1c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e086      	b.n	800502a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f1c:	4b45      	ldr	r3, [pc, #276]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1f0      	bne.n	8004f0a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004f28:	4b42      	ldr	r3, [pc, #264]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	051b      	lsls	r3, r3, #20
 8004f36:	493f      	ldr	r1, [pc, #252]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	3b01      	subs	r3, #1
 8004f42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	025b      	lsls	r3, r3, #9
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	431a      	orrs	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	3b01      	subs	r3, #1
 8004f58:	041b      	lsls	r3, r3, #16
 8004f5a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	061b      	lsls	r3, r3, #24
 8004f68:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f6c:	4931      	ldr	r1, [pc, #196]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004f72:	4b30      	ldr	r3, [pc, #192]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f76:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	492d      	ldr	r1, [pc, #180]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004f84:	4b2b      	ldr	r3, [pc, #172]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f88:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	4928      	ldr	r1, [pc, #160]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004f96:	4b27      	ldr	r3, [pc, #156]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9a:	4a26      	ldr	r2, [pc, #152]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004f9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fa0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004fa2:	4b24      	ldr	r3, [pc, #144]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004fa4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fa6:	4b24      	ldr	r3, [pc, #144]	@ (8005038 <RCCEx_PLL3_Config+0x160>)
 8004fa8:	4013      	ands	r3, r2
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	69d2      	ldr	r2, [r2, #28]
 8004fae:	00d2      	lsls	r2, r2, #3
 8004fb0:	4920      	ldr	r1, [pc, #128]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fba:	4a1e      	ldr	r2, [pc, #120]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004fbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d106      	bne.n	8004fd6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fcc:	4a19      	ldr	r2, [pc, #100]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004fce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004fd2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004fd4:	e00f      	b.n	8004ff6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d106      	bne.n	8004fea <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004fdc:	4b15      	ldr	r3, [pc, #84]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe0:	4a14      	ldr	r2, [pc, #80]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004fe2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004fe6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004fe8:	e005      	b.n	8004ff6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004fea:	4b12      	ldr	r3, [pc, #72]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fee:	4a11      	ldr	r2, [pc, #68]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004ff0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ff4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a0e      	ldr	r2, [pc, #56]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 8004ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005000:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005002:	f7fc fd4d 	bl	8001aa0 <HAL_GetTick>
 8005006:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005008:	e008      	b.n	800501c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800500a:	f7fc fd49 	bl	8001aa0 <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	2b02      	cmp	r3, #2
 8005016:	d901      	bls.n	800501c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e006      	b.n	800502a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800501c:	4b05      	ldr	r3, [pc, #20]	@ (8005034 <RCCEx_PLL3_Config+0x15c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d0f0      	beq.n	800500a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005028:	7bfb      	ldrb	r3, [r7, #15]
}
 800502a:	4618      	mov	r0, r3
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	58024400 	.word	0x58024400
 8005038:	ffff0007 	.word	0xffff0007

0800503c <memcmp>:
 800503c:	b510      	push	{r4, lr}
 800503e:	3901      	subs	r1, #1
 8005040:	4402      	add	r2, r0
 8005042:	4290      	cmp	r0, r2
 8005044:	d101      	bne.n	800504a <memcmp+0xe>
 8005046:	2000      	movs	r0, #0
 8005048:	e005      	b.n	8005056 <memcmp+0x1a>
 800504a:	7803      	ldrb	r3, [r0, #0]
 800504c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005050:	42a3      	cmp	r3, r4
 8005052:	d001      	beq.n	8005058 <memcmp+0x1c>
 8005054:	1b18      	subs	r0, r3, r4
 8005056:	bd10      	pop	{r4, pc}
 8005058:	3001      	adds	r0, #1
 800505a:	e7f2      	b.n	8005042 <memcmp+0x6>

0800505c <memset>:
 800505c:	4402      	add	r2, r0
 800505e:	4603      	mov	r3, r0
 8005060:	4293      	cmp	r3, r2
 8005062:	d100      	bne.n	8005066 <memset+0xa>
 8005064:	4770      	bx	lr
 8005066:	f803 1b01 	strb.w	r1, [r3], #1
 800506a:	e7f9      	b.n	8005060 <memset+0x4>

0800506c <__libc_init_array>:
 800506c:	b570      	push	{r4, r5, r6, lr}
 800506e:	4d0d      	ldr	r5, [pc, #52]	@ (80050a4 <__libc_init_array+0x38>)
 8005070:	4c0d      	ldr	r4, [pc, #52]	@ (80050a8 <__libc_init_array+0x3c>)
 8005072:	1b64      	subs	r4, r4, r5
 8005074:	10a4      	asrs	r4, r4, #2
 8005076:	2600      	movs	r6, #0
 8005078:	42a6      	cmp	r6, r4
 800507a:	d109      	bne.n	8005090 <__libc_init_array+0x24>
 800507c:	4d0b      	ldr	r5, [pc, #44]	@ (80050ac <__libc_init_array+0x40>)
 800507e:	4c0c      	ldr	r4, [pc, #48]	@ (80050b0 <__libc_init_array+0x44>)
 8005080:	f000 f818 	bl	80050b4 <_init>
 8005084:	1b64      	subs	r4, r4, r5
 8005086:	10a4      	asrs	r4, r4, #2
 8005088:	2600      	movs	r6, #0
 800508a:	42a6      	cmp	r6, r4
 800508c:	d105      	bne.n	800509a <__libc_init_array+0x2e>
 800508e:	bd70      	pop	{r4, r5, r6, pc}
 8005090:	f855 3b04 	ldr.w	r3, [r5], #4
 8005094:	4798      	blx	r3
 8005096:	3601      	adds	r6, #1
 8005098:	e7ee      	b.n	8005078 <__libc_init_array+0xc>
 800509a:	f855 3b04 	ldr.w	r3, [r5], #4
 800509e:	4798      	blx	r3
 80050a0:	3601      	adds	r6, #1
 80050a2:	e7f2      	b.n	800508a <__libc_init_array+0x1e>
 80050a4:	08005100 	.word	0x08005100
 80050a8:	08005100 	.word	0x08005100
 80050ac:	08005100 	.word	0x08005100
 80050b0:	08005104 	.word	0x08005104

080050b4 <_init>:
 80050b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050b6:	bf00      	nop
 80050b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ba:	bc08      	pop	{r3}
 80050bc:	469e      	mov	lr, r3
 80050be:	4770      	bx	lr

080050c0 <_fini>:
 80050c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050c2:	bf00      	nop
 80050c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050c6:	bc08      	pop	{r3}
 80050c8:	469e      	mov	lr, r3
 80050ca:	4770      	bx	lr
