// Seed: 487459553
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    input tri0 id_2,
    output wand id_3,
    input uwire id_4,
    output wire id_5,
    input tri id_6,
    input tri0 id_7,
    output wand id_8,
    input tri0 id_9,
    output tri0 id_10,
    output wire id_11,
    input wor id_12,
    input wor id_13,
    output supply0 id_14,
    output logic id_15,
    input wor id_16,
    input wor id_17,
    output tri1 id_18,
    output supply0 id_19,
    input tri0 id_20,
    input tri0 id_21,
    input wand id_22,
    input logic id_23,
    input tri1 id_24,
    input wand id_25,
    input tri0 id_26
);
  always @(posedge 1'd0) id_15 <= 1;
  module_0();
  string id_28;
  id_29 :
  assert property (@(negedge id_23) id_1) id_28 = "";
  always begin
    begin
      begin
        id_29 <= id_23;
      end
    end
  end
endmodule
