# alu_8-bit_verilog
8-bit wide ALU, with asynchronous reset.

synchronized to positive clock edge.

I have left 6 opCode commands unused, they can be used for assigning other operations.

designed on EDAplayground.

link to my design on simulator: https://www.edaplayground.com/x/b4P
