\hypertarget{hw__onewire_8h_source}{}\doxysection{hw\+\_\+onewire.\+h}
\label{hw__onewire_8h_source}\index{inc/hw\_onewire.h@{inc/hw\_onewire.h}}
\mbox{\hyperlink{hw__onewire_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00002\ \textcolor{comment}{//}}
\DoxyCodeLine{00003\ \textcolor{comment}{//\ hw\_onewire.h\ -\/\ Macros\ used\ when\ accessing\ the\ One\ wire\ hardware.}}
\DoxyCodeLine{00004\ \textcolor{comment}{//}}
\DoxyCodeLine{00005\ \textcolor{comment}{//\ Copyright\ (c)\ 2012-\/2015\ Texas\ Instruments\ Incorporated.\ \ All\ rights\ reserved.}}
\DoxyCodeLine{00006\ \textcolor{comment}{//\ Software\ License\ Agreement}}
\DoxyCodeLine{00007\ \textcolor{comment}{//\ }}
\DoxyCodeLine{00008\ \textcolor{comment}{//\ \ \ Redistribution\ and\ use\ in\ source\ and\ binary\ forms,\ with\ or\ without}}
\DoxyCodeLine{00009\ \textcolor{comment}{//\ \ \ modification,\ are\ permitted\ provided\ that\ the\ following\ conditions}}
\DoxyCodeLine{00010\ \textcolor{comment}{//\ \ \ are\ met:}}
\DoxyCodeLine{00011\ \textcolor{comment}{//\ }}
\DoxyCodeLine{00012\ \textcolor{comment}{//\ \ \ Redistributions\ of\ source\ code\ must\ retain\ the\ above\ copyright}}
\DoxyCodeLine{00013\ \textcolor{comment}{//\ \ \ notice,\ this\ list\ of\ conditions\ and\ the\ following\ disclaimer.}}
\DoxyCodeLine{00014\ \textcolor{comment}{//\ }}
\DoxyCodeLine{00015\ \textcolor{comment}{//\ \ \ Redistributions\ in\ binary\ form\ must\ reproduce\ the\ above\ copyright}}
\DoxyCodeLine{00016\ \textcolor{comment}{//\ \ \ notice,\ this\ list\ of\ conditions\ and\ the\ following\ disclaimer\ in\ the}}
\DoxyCodeLine{00017\ \textcolor{comment}{//\ \ \ documentation\ and/or\ other\ materials\ provided\ with\ the\ \ }}
\DoxyCodeLine{00018\ \textcolor{comment}{//\ \ \ distribution.}}
\DoxyCodeLine{00019\ \textcolor{comment}{//\ }}
\DoxyCodeLine{00020\ \textcolor{comment}{//\ \ \ Neither\ the\ name\ of\ Texas\ Instruments\ Incorporated\ nor\ the\ names\ of}}
\DoxyCodeLine{00021\ \textcolor{comment}{//\ \ \ its\ contributors\ may\ be\ used\ to\ endorse\ or\ promote\ products\ derived}}
\DoxyCodeLine{00022\ \textcolor{comment}{//\ \ \ from\ this\ software\ without\ specific\ prior\ written\ permission.}}
\DoxyCodeLine{00023\ \textcolor{comment}{//\ }}
\DoxyCodeLine{00024\ \textcolor{comment}{//\ THIS\ SOFTWARE\ IS\ PROVIDED\ BY\ THE\ COPYRIGHT\ HOLDERS\ AND\ CONTRIBUTORS}}
\DoxyCodeLine{00025\ \textcolor{comment}{//\ "{}AS\ IS"{}\ AND\ ANY\ EXPRESS\ OR\ IMPLIED\ WARRANTIES,\ INCLUDING,\ BUT\ NOT}}
\DoxyCodeLine{00026\ \textcolor{comment}{//\ LIMITED\ TO,\ THE\ IMPLIED\ WARRANTIES\ OF\ MERCHANTABILITY\ AND\ FITNESS\ FOR}}
\DoxyCodeLine{00027\ \textcolor{comment}{//\ A\ PARTICULAR\ PURPOSE\ ARE\ DISCLAIMED.\ IN\ NO\ EVENT\ SHALL\ THE\ COPYRIGHT}}
\DoxyCodeLine{00028\ \textcolor{comment}{//\ OWNER\ OR\ CONTRIBUTORS\ BE\ LIABLE\ FOR\ ANY\ DIRECT,\ INDIRECT,\ INCIDENTAL,}}
\DoxyCodeLine{00029\ \textcolor{comment}{//\ SPECIAL,\ EXEMPLARY,\ OR\ CONSEQUENTIAL\ DAMAGES\ (INCLUDING,\ BUT\ NOT}}
\DoxyCodeLine{00030\ \textcolor{comment}{//\ LIMITED\ TO,\ PROCUREMENT\ OF\ SUBSTITUTE\ GOODS\ OR\ SERVICES;\ LOSS\ OF\ USE,}}
\DoxyCodeLine{00031\ \textcolor{comment}{//\ DATA,\ OR\ PROFITS;\ OR\ BUSINESS\ INTERRUPTION)\ HOWEVER\ CAUSED\ AND\ ON\ ANY}}
\DoxyCodeLine{00032\ \textcolor{comment}{//\ THEORY\ OF\ LIABILITY,\ WHETHER\ IN\ CONTRACT,\ STRICT\ LIABILITY,\ OR\ TORT}}
\DoxyCodeLine{00033\ \textcolor{comment}{//\ (INCLUDING\ NEGLIGENCE\ OR\ OTHERWISE)\ ARISING\ IN\ ANY\ WAY\ OUT\ OF\ THE\ USE}}
\DoxyCodeLine{00034\ \textcolor{comment}{//\ OF\ THIS\ SOFTWARE,\ EVEN\ IF\ ADVISED\ OF\ THE\ POSSIBILITY\ OF\ SUCH\ DAMAGE.}}
\DoxyCodeLine{00035\ \textcolor{comment}{//\ }}
\DoxyCodeLine{00036\ \textcolor{comment}{//\ This\ is\ part\ of\ revision\ 2.1.1.71\ of\ the\ Tiva\ Firmware\ Development\ Package.}}
\DoxyCodeLine{00037\ \textcolor{comment}{//}}
\DoxyCodeLine{00038\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#ifndef\ \_\_HW\_ONEWIRE\_H\_\_}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#define\ \_\_HW\_ONEWIRE\_H\_\_}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00044\ \textcolor{comment}{//}}
\DoxyCodeLine{00045\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ One\ wire\ register\ offsets.}}
\DoxyCodeLine{00046\ \textcolor{comment}{//}}
\DoxyCodeLine{00047\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_CS\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000\ \ }\textcolor{comment}{//\ 1-\/Wire\ Control\ and\ Status}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_TIM\ \ \ \ \ \ \ \ \ \ \ 0x00000004\ \ }\textcolor{comment}{//\ 1-\/Wire\ Timing\ Override}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_DATW\ \ \ \ \ \ \ \ \ \ 0x00000008\ \ }\textcolor{comment}{//\ 1-\/Wire\ Data\ Write}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_DATR\ \ \ \ \ \ \ \ \ \ 0x0000000C\ \ }\textcolor{comment}{//\ 1-\/Wire\ Data\ Read}}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_IM\ \ \ \ \ \ \ \ \ \ \ \ 0x00000100\ \ }\textcolor{comment}{//\ 1-\/Wire\ Interrupt\ Mask}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_RIS\ \ \ \ \ \ \ \ \ \ \ 0x00000104\ \ }\textcolor{comment}{//\ 1-\/Wire\ Raw\ Interrupt\ Status}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_MIS\ \ \ \ \ \ \ \ \ \ \ 0x00000108\ \ }\textcolor{comment}{//\ 1-\/Wire\ Masked\ Interrupt\ Status}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_ICR\ \ \ \ \ \ \ \ \ \ \ 0x0000010C\ \ }\textcolor{comment}{//\ 1-\/Wire\ Interrupt\ Clear}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_DMA\ \ \ \ \ \ \ \ \ \ \ 0x00000120\ \ }\textcolor{comment}{//\ 1-\/Wire\ uDMA\ Control}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ ONEWIRE\_O\_PP\ \ \ \ \ \ \ \ \ \ \ \ 0x00000FC0\ \ }\textcolor{comment}{//\ 1-\/Wire\ Peripheral\ Properties}}
\DoxyCodeLine{00058\ }
\DoxyCodeLine{00059\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00060\ \textcolor{comment}{//}}
\DoxyCodeLine{00061\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_CS\ register.}}
\DoxyCodeLine{00062\ \textcolor{comment}{//}}
\DoxyCodeLine{00063\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_USEALT\ \ \ \ \ \ \ 0x80000000\ \ }\textcolor{comment}{//\ Two\ Wire\ Enable}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_ALTP\ \ \ \ \ \ \ \ \ 0x40000000\ \ }\textcolor{comment}{//\ Alternate\ Polarity\ Enable}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BSIZE\_M\ \ \ \ \ \ 0x00070000\ \ }\textcolor{comment}{//\ Last\ Byte\ Size}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BSIZE\_8\ \ \ \ \ \ 0x00000000\ \ }\textcolor{comment}{//\ 8\ bits\ (1\ byte)}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BSIZE\_1\ \ \ \ \ \ 0x00010000\ \ }\textcolor{comment}{//\ 1\ bit}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BSIZE\_2\ \ \ \ \ \ 0x00020000\ \ }\textcolor{comment}{//\ 2\ bits}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BSIZE\_3\ \ \ \ \ \ 0x00030000\ \ }\textcolor{comment}{//\ 3\ bits}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BSIZE\_4\ \ \ \ \ \ 0x00040000\ \ }\textcolor{comment}{//\ 4\ bits}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BSIZE\_5\ \ \ \ \ \ 0x00050000\ \ }\textcolor{comment}{//\ 5\ bits}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BSIZE\_6\ \ \ \ \ \ 0x00060000\ \ }\textcolor{comment}{//\ 6\ bits}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BSIZE\_7\ \ \ \ \ \ 0x00070000\ \ }\textcolor{comment}{//\ 7\ bits}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_STUCK\ \ \ \ \ \ \ \ 0x00000400\ \ }\textcolor{comment}{//\ STUCK\ Status}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_NOATR\ \ \ \ \ \ \ \ 0x00000200\ \ }\textcolor{comment}{//\ Answer-\/to-\/Reset\ Status}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_BUSY\ \ \ \ \ \ \ \ \ 0x00000100\ \ }\textcolor{comment}{//\ Busy\ Status}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_SKATR\ \ \ \ \ \ \ \ 0x00000080\ \ }\textcolor{comment}{//\ Skip\ Answer-\/to-\/Reset\ Enable}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_LSAM\ \ \ \ \ \ \ \ \ 0x00000040\ \ }\textcolor{comment}{//\ Late\ Sample\ Enable}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_ODRV\ \ \ \ \ \ \ \ \ 0x00000020\ \ }\textcolor{comment}{//\ Overdrive\ Enable}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_SZ\_M\ \ \ \ \ \ \ \ \ 0x00000018\ \ }\textcolor{comment}{//\ Data\ Operation\ Size}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_OP\_M\ \ \ \ \ \ \ \ \ 0x00000006\ \ }\textcolor{comment}{//\ Operation\ Request}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_OP\_NONE\ \ \ \ \ \ 0x00000000\ \ }\textcolor{comment}{//\ No\ operation}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_OP\_RD\ \ \ \ \ \ \ \ 0x00000002\ \ }\textcolor{comment}{//\ Read}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_OP\_WR\ \ \ \ \ \ \ \ 0x00000004\ \ }\textcolor{comment}{//\ Write}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_OP\_WRRD\ \ \ \ \ \ 0x00000006\ \ }\textcolor{comment}{//\ Write/Read}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_RST\ \ \ \ \ \ \ \ \ \ 0x00000001\ \ }\textcolor{comment}{//\ Reset\ Request}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ ONEWIRE\_CS\_SZ\_S\ \ \ \ \ \ \ \ \ 3}}
\DoxyCodeLine{00089\ }
\DoxyCodeLine{00090\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00091\ \textcolor{comment}{//}}
\DoxyCodeLine{00092\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_TIM\ register.}}
\DoxyCodeLine{00093\ \textcolor{comment}{//}}
\DoxyCodeLine{00094\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_W1TIM\_M\ \ \ \ \ 0xF0000000\ \ }\textcolor{comment}{//\ Value\ '1'\ Timing}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_W0TIM\_M\ \ \ \ \ 0x0F800000\ \ }\textcolor{comment}{//\ Value\ '0'\ Timing}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_W0REST\_M\ \ \ \ 0x00780000\ \ }\textcolor{comment}{//\ Rest\ Time}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_W1SAM\_M\ \ \ \ \ 0x00078000\ \ }\textcolor{comment}{//\ Sample\ Time}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_ATRSAM\_M\ \ \ \ 0x00007800\ \ }\textcolor{comment}{//\ Answer-\/to-\/Reset\ Sample}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_ATRTIM\_M\ \ \ \ 0x000007C0\ \ }\textcolor{comment}{//\ Answer-\/to-\/Reset/Rest\ Period}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_RSTTIM\_M\ \ \ \ 0x0000003F\ \ }\textcolor{comment}{//\ Reset\ Low\ Time}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_W1TIM\_S\ \ \ \ \ 28}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_W0TIM\_S\ \ \ \ \ 23}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_W0REST\_S\ \ \ \ 19}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_W1SAM\_S\ \ \ \ \ 15}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_ATRSAM\_S\ \ \ \ 11}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_ATRTIM\_S\ \ \ \ 6}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ ONEWIRE\_TIM\_RSTTIM\_S\ \ \ \ 0}}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00110\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00111\ \textcolor{comment}{//}}
\DoxyCodeLine{00112\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_DATW\ register.}}
\DoxyCodeLine{00113\ \textcolor{comment}{//}}
\DoxyCodeLine{00114\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATW\_B3\_M\ \ \ \ \ \ \ 0xFF000000\ \ }\textcolor{comment}{//\ Upper\ Data\ Byte}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATW\_B2\_M\ \ \ \ \ \ \ 0x00FF0000\ \ }\textcolor{comment}{//\ Upper\ Middle\ Data\ Byte}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATW\_B1\_M\ \ \ \ \ \ \ 0x0000FF00\ \ }\textcolor{comment}{//\ Lower\ Middle\ Data\ Byte}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATW\_B0\_M\ \ \ \ \ \ \ 0x000000FF\ \ }\textcolor{comment}{//\ Lowest\ Data\ Byte}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATW\_B3\_S\ \ \ \ \ \ \ 24}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATW\_B2\_S\ \ \ \ \ \ \ 16}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATW\_B1\_S\ \ \ \ \ \ \ 8}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATW\_B0\_S\ \ \ \ \ \ \ 0}}
\DoxyCodeLine{00123\ }
\DoxyCodeLine{00124\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00125\ \textcolor{comment}{//}}
\DoxyCodeLine{00126\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_DATR\ register.}}
\DoxyCodeLine{00127\ \textcolor{comment}{//}}
\DoxyCodeLine{00128\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATR\_B3\_M\ \ \ \ \ \ \ 0xFF000000\ \ }\textcolor{comment}{//\ Upper\ Data\ Byte}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATR\_B2\_M\ \ \ \ \ \ \ 0x00FF0000\ \ }\textcolor{comment}{//\ Upper\ Middle\ Data\ Byte}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATR\_B1\_M\ \ \ \ \ \ \ 0x0000FF00\ \ }\textcolor{comment}{//\ Lower\ Middle\ Data\ Byte}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATR\_B0\_M\ \ \ \ \ \ \ 0x000000FF\ \ }\textcolor{comment}{//\ Lowest\ Data\ Byte}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATR\_B3\_S\ \ \ \ \ \ \ 24}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATR\_B2\_S\ \ \ \ \ \ \ 16}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATR\_B1\_S\ \ \ \ \ \ \ 8}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DATR\_B0\_S\ \ \ \ \ \ \ 0}}
\DoxyCodeLine{00137\ }
\DoxyCodeLine{00138\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00139\ \textcolor{comment}{//}}
\DoxyCodeLine{00140\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_IM\ register.}}
\DoxyCodeLine{00141\ \textcolor{comment}{//}}
\DoxyCodeLine{00142\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ ONEWIRE\_IM\_DMA\ \ \ \ \ \ \ \ \ \ 0x00000010\ \ }\textcolor{comment}{//\ DMA\ Done\ Interrupt\ Mask}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ ONEWIRE\_IM\_STUCK\ \ \ \ \ \ \ \ 0x00000008\ \ }\textcolor{comment}{//\ Stuck\ Status\ Interrupt\ Mask}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ ONEWIRE\_IM\_NOATR\ \ \ \ \ \ \ \ 0x00000004\ \ }\textcolor{comment}{//\ No\ Answer-\/to-\/Reset\ Interrupt}}
\DoxyCodeLine{00146\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Mask}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ ONEWIRE\_IM\_OPC\ \ \ \ \ \ \ \ \ \ 0x00000002\ \ }\textcolor{comment}{//\ Operation\ Complete\ Interrupt}}
\DoxyCodeLine{00148\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Mask}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ ONEWIRE\_IM\_RST\ \ \ \ \ \ \ \ \ \ 0x00000001\ \ }\textcolor{comment}{//\ Reset\ Interrupt\ Mask}}
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00151\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00152\ \textcolor{comment}{//}}
\DoxyCodeLine{00153\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_RIS\ register.}}
\DoxyCodeLine{00154\ \textcolor{comment}{//}}
\DoxyCodeLine{00155\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ ONEWIRE\_RIS\_DMA\ \ \ \ \ \ \ \ \ 0x00000010\ \ }\textcolor{comment}{//\ DMA\ Done\ Raw\ Interrupt\ Status}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ ONEWIRE\_RIS\_STUCK\ \ \ \ \ \ \ 0x00000008\ \ }\textcolor{comment}{//\ Stuck\ Status\ Raw\ Interrupt}}
\DoxyCodeLine{00158\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Status}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ ONEWIRE\_RIS\_NOATR\ \ \ \ \ \ \ 0x00000004\ \ }\textcolor{comment}{//\ No\ Answer-\/to-\/Reset\ Raw\ Interrupt}}
\DoxyCodeLine{00160\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Status}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ ONEWIRE\_RIS\_OPC\ \ \ \ \ \ \ \ \ 0x00000002\ \ }\textcolor{comment}{//\ Operation\ Complete\ Raw\ Interrupt}}
\DoxyCodeLine{00162\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Status}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ ONEWIRE\_RIS\_RST\ \ \ \ \ \ \ \ \ 0x00000001\ \ }\textcolor{comment}{//\ Reset\ Raw\ Interrupt\ Status}}
\DoxyCodeLine{00164\ }
\DoxyCodeLine{00165\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00166\ \textcolor{comment}{//}}
\DoxyCodeLine{00167\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_MIS\ register.}}
\DoxyCodeLine{00168\ \textcolor{comment}{//}}
\DoxyCodeLine{00169\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ ONEWIRE\_MIS\_DMA\ \ \ \ \ \ \ \ \ 0x00000010\ \ }\textcolor{comment}{//\ DMA\ Done\ Masked\ Interrupt\ Status}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ ONEWIRE\_MIS\_STUCK\ \ \ \ \ \ \ 0x00000008\ \ }\textcolor{comment}{//\ Stuck\ Status\ Masked\ Interrupt}}
\DoxyCodeLine{00172\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Status}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#define\ ONEWIRE\_MIS\_NOATR\ \ \ \ \ \ \ 0x00000004\ \ }\textcolor{comment}{//\ No\ Answer-\/to-\/Reset\ Masked}}
\DoxyCodeLine{00174\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Interrupt\ Status}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ ONEWIRE\_MIS\_OPC\ \ \ \ \ \ \ \ \ 0x00000002\ \ }\textcolor{comment}{//\ Operation\ Complete\ Masked}}
\DoxyCodeLine{00176\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Interrupt\ Status}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ ONEWIRE\_MIS\_RST\ \ \ \ \ \ \ \ \ 0x00000001\ \ }\textcolor{comment}{//\ Reset\ Interrupt\ Mask}}
\DoxyCodeLine{00178\ }
\DoxyCodeLine{00179\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00180\ \textcolor{comment}{//}}
\DoxyCodeLine{00181\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_ICR\ register.}}
\DoxyCodeLine{00182\ \textcolor{comment}{//}}
\DoxyCodeLine{00183\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ ONEWIRE\_ICR\_DMA\ \ \ \ \ \ \ \ \ 0x00000010\ \ }\textcolor{comment}{//\ DMA\ Done\ Interrupt\ Clear}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ ONEWIRE\_ICR\_STUCK\ \ \ \ \ \ \ 0x00000008\ \ }\textcolor{comment}{//\ Stuck\ Status\ Interrupt\ Clear}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ ONEWIRE\_ICR\_NOATR\ \ \ \ \ \ \ 0x00000004\ \ }\textcolor{comment}{//\ No\ Answer-\/to-\/Reset\ Interrupt}}
\DoxyCodeLine{00187\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Clear}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ ONEWIRE\_ICR\_OPC\ \ \ \ \ \ \ \ \ 0x00000002\ \ }\textcolor{comment}{//\ Operation\ Complete\ Interrupt}}
\DoxyCodeLine{00189\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Clear}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ ONEWIRE\_ICR\_RST\ \ \ \ \ \ \ \ \ 0x00000001\ \ }\textcolor{comment}{//\ Reset\ Interrupt\ Clear}}
\DoxyCodeLine{00191\ }
\DoxyCodeLine{00192\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00193\ \textcolor{comment}{//}}
\DoxyCodeLine{00194\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_DMA\ register.}}
\DoxyCodeLine{00195\ \textcolor{comment}{//}}
\DoxyCodeLine{00196\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DMA\_SG\ \ \ \ \ \ \ \ \ \ 0x00000008\ \ }\textcolor{comment}{//\ Scatter-\/Gather\ Enable}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DMA\_DMAOP\_M\ \ \ \ \ 0x00000006\ \ }\textcolor{comment}{//\ uDMA\ Operation}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DMA\_DMAOP\_DIS\ \ \ 0x00000000\ \ }\textcolor{comment}{//\ uDMA\ disabled}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DMA\_DMAOP\_RDSNG\ 0x00000002\ \ }\textcolor{comment}{//\ uDMA\ single\ read:\ 1-\/Wire}}
\DoxyCodeLine{00201\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ requests\ uDMA\ to\ read}}
\DoxyCodeLine{00202\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ ONEWIREDATR\ register\ after\ each}}
\DoxyCodeLine{00203\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ read\ transaction}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DMA\_DMAOP\_WRMUL\ 0x00000004\ \ }\textcolor{comment}{//\ uDMA\ multiple\ write:\ 1-\/Wire}}
\DoxyCodeLine{00205\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ requests\ uDMA\ to\ load\ whenever}}
\DoxyCodeLine{00206\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ the\ ONEWIREDATW\ register\ is}}
\DoxyCodeLine{00207\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ empty}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DMA\_DMAOP\_RDMUL\ 0x00000006\ \ }\textcolor{comment}{//\ uDMA\ multiple\ read:\ An\ initial}}
\DoxyCodeLine{00209\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ read\ occurs\ and\ subsequent\ reads}}
\DoxyCodeLine{00210\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ start\ after\ uDMA\ has\ read\ the}}
\DoxyCodeLine{00211\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ ONEWIREDATR\ register}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ ONEWIRE\_DMA\_RST\ \ \ \ \ \ \ \ \ 0x00000001\ \ }\textcolor{comment}{//\ uDMA\ Reset}}
\DoxyCodeLine{00213\ }
\DoxyCodeLine{00214\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00215\ \textcolor{comment}{//}}
\DoxyCodeLine{00216\ \textcolor{comment}{//\ The\ following\ are\ defines\ for\ the\ bit\ fields\ in\ the\ ONEWIRE\_O\_PP\ register.}}
\DoxyCodeLine{00217\ \textcolor{comment}{//}}
\DoxyCodeLine{00218\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ ONEWIRE\_PP\_DMAP\ \ \ \ \ \ \ \ \ 0x00000010\ \ }\textcolor{comment}{//\ uDMA\ Present}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ ONEWIRE\_PP\_CNT\_M\ \ \ \ \ \ \ \ 0x00000003\ \ }\textcolor{comment}{//\ 1-\/Wire\ Bus\ Count}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ ONEWIRE\_PP\_CNT\_S\ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{00222\ }
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ \_\_HW\_ONEWIRE\_H\_\_}}

\end{DoxyCode}
