#ifndef ARM_CARMEL_H
#define ARM_CARMEL_H

//---------------------------------------------------+
//| MODELS LEVELS CONFIGURATION FOR 'AMD ZEN'        |
//+--------------------------------------+-----------+
//| Note: CLn = SLn / (WLn * NLn)        |
//+--------------------------------------+
  #define ARCH_NAME "ARM CARMEL"
//+--------------------------------------+
//| [*] Cache Level-1                    |
//+--------------------------------------+
  #define SL1 65536
  #define NL1 256
  #define CL1 64 
  #define WL1 4
//+--------------------------------------+
//| [*] Cache Level-2                    |
//+--------------------------------------+
  #define SL2 2097152
  #define NL2 2048
  #define CL2 64 
  #define WL2 16
//+--------------------------------------+
//| [*] Cache Level-3                    |
//+--------------------------------------+
  #define SL3 4194304
  #define NL3 4096
  #define CL3 64
  #define WL3 16
//---------------------------------------------------+
//                                                   |
//---------------------------------------------------+

#endif

