

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Tue May 10 01:33:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_40_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_62_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_63_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         5|          1|          1|      ?|       yes|
        | + VITIS_LOOP_83_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_84_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_89_7_VITIS_LOOP_90_8  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_96_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_100_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_101_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|   1679|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    0|    2016|   1497|    -|
|Memory           |      130|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    817|    -|
|Register         |        -|    -|    2503|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      132|    8|    4519|   4089|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       47|    3|       4|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |CRTL_BUS_s_axi_U         |CRTL_BUS_s_axi        |        0|   0|  271|  426|    0|
    |gmem_m_axi_U             |gmem_m_axi            |        2|   0|  537|  677|    0|
    |mul_31ns_32ns_63_2_1_U6  |mul_31ns_32ns_63_2_1  |        0|   0|  165|   50|    0|
    |mul_31s_31s_31_2_1_U3    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U5    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U7    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U8    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_7ns_31_2_1_U2    |mul_31s_7ns_31_2_1    |        0|   0|  141|   48|    0|
    |mul_32ns_7ns_38_2_1_U4   |mul_32ns_7ns_38_2_1   |        0|   0|  165|   50|    0|
    |mul_32s_34ns_65_2_1_U1   |mul_32s_34ns_65_2_1   |        0|   0|  173|   54|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        2|   0| 2016| 1497|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_11ns_16ns_16_4_1_U10  |mac_muladd_10ns_11ns_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_23ns_23_4_1_U11    |mac_muladd_16s_16s_23ns_23_4_1    |  i0 + i1 * i2|
    |mac_muladd_16s_16s_23ns_23_4_1_U16    |mac_muladd_16s_16s_23ns_23_4_1    |  i0 + i1 * i2|
    |mul_mul_16s_16s_23_4_1_U12            |mul_mul_16s_16s_23_4_1            |       i0 * i1|
    |mul_mul_6ns_11ns_16_4_1_U9            |mul_mul_6ns_11ns_16_4_1           |       i0 * i1|
    |mul_mul_6ns_11ns_16_4_1_U13           |mul_mul_6ns_11ns_16_4_1           |       i0 * i1|
    |mul_mul_6ns_11ns_16_4_1_U14           |mul_mul_6ns_11ns_16_4_1           |       i0 * i1|
    |mul_mul_6ns_11ns_16_4_1_U15           |mul_mul_6ns_11ns_16_4_1           |       i0 * i1|
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |bbuf_V_U   |bbuf_V   |        1|  0|   0|    0|   1000|   16|     1|        16000|
    |dbbuf_V_U  |dbbuf_V  |        1|  0|   0|    0|   1000|   16|     1|        16000|
    |wbuf_V_U   |wbuf_V   |       64|  0|   0|    0|  50000|   16|     1|       800000|
    |dwbuf_V_U  |wbuf_V   |       64|  0|   0|    0|  50000|   16|     1|       800000|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |         |      130|  0|   0|    0| 102000|   64|     4|      1632000|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_1115_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln101_fu_1176_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln102_fu_1195_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln1116_fu_1346_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln40_fu_734_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln46_fu_787_p2                 |         +|   0|  0|  45|          38|           6|
    |add_ln50_fu_776_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln62_fu_1205_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln63_fu_1265_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln64_fu_1284_p2                |         +|   0|  0|  23|          16|          16|
    |add_ln69_fu_1293_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln703_fu_1106_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln71_fu_1308_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln73_fu_1326_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln83_fu_854_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln84_fu_922_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln85_fu_941_p2                 |         +|   0|  0|  23|          16|          16|
    |add_ln89_1_fu_999_p2               |         +|   0|  0|  13|          10|          10|
    |add_ln89_2_fu_950_p2               |         +|   0|  0|  70|          63|           1|
    |add_ln89_fu_961_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln90_fu_1018_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln96_fu_1081_p2                |         +|   0|  0|  38|          31|           1|
    |empty_40_fu_1221_p2                |         +|   0|  0|  38|          31|          31|
    |empty_41_fu_1233_p2                |         +|   0|  0|  39|          32|          32|
    |empty_47_fu_878_p2                 |         +|   0|  0|  38|          31|          31|
    |empty_48_fu_890_p2                 |         +|   0|  0|  39|          32|          32|
    |empty_54_fu_1131_p2                |         +|   0|  0|  38|          31|          31|
    |empty_55_fu_1143_p2                |         +|   0|  0|  39|          32|          32|
    |num_iters_fu_705_p2                |         +|   0|  0|  34|          27|           1|
    |sub_ln38_1_fu_689_p2               |         -|   0|  0|  34|           1|          27|
    |sub_ln38_fu_668_p2                 |         -|   0|  0|  72|           1|          65|
    |sub_ln50_fu_827_p2                 |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state32_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state57_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state62                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state74_pp5_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |cmp36257_fu_840_p2                 |      icmp|   0|  0|  18|          32|           1|
    |cmp37252_fu_762_p2                 |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln100_fu_1121_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln101_fu_1186_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln40_1_fu_740_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln40_fu_695_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln46_fu_782_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln50_fu_814_p2                |      icmp|   0|  0|  20|          39|          39|
    |icmp_ln62_fu_1211_p2               |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln63_fu_1275_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln69_fu_1299_p2               |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln73_fu_1332_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln83_fu_860_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln84_fu_932_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln89_fu_956_p2                |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln90_fu_967_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln96_fu_1091_p2               |      icmp|   0|  0|  18|          32|          32|
    |select_ln38_1_fu_700_p3            |    select|   0|  0|  27|           1|          27|
    |select_ln38_fu_683_p3              |    select|   0|  0|  27|           1|          27|
    |select_ln89_2_fu_980_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln89_3_fu_1008_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln89_fu_992_p3              |    select|   0|  0|  32|           1|           1|
    |ub_fu_832_p3                       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1679|        1467|        1075|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  297|         67|    1|         67|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter3                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter4                  |   14|          3|    1|          3|
    |ap_phi_mux_i_4_phi_fu_524_p4             |    9|          2|   31|         62|
    |ap_phi_mux_indvar_flatten_phi_fu_513_p4  |    9|          2|   63|        126|
    |ap_phi_mux_j_3_phi_fu_536_p4             |    9|          2|   32|         64|
    |ap_phi_mux_rhs_phi_fu_626_p4             |    9|          2|   16|         32|
    |bbuf_V_address0                          |   14|          3|   10|         30|
    |dwbuf_V_address0                         |   25|          5|   16|         80|
    |dwbuf_V_d0                               |   14|          3|   16|         48|
    |dx_WEN_A                                 |    9|          2|    2|          4|
    |dy_Addr_A_orig                           |   20|          4|   32|        128|
    |gmem_ARADDR                              |   20|          4|   32|        128|
    |gmem_ARLEN                               |   14|          3|   32|         96|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |i_1_reg_578                              |    9|          2|   31|         62|
    |i_2_reg_486                              |    9|          2|   31|         62|
    |i_3_reg_601                              |    9|          2|   31|         62|
    |i_4_reg_520                              |    9|          2|   31|         62|
    |i_5_reg_544                              |    9|          2|   31|         62|
    |i_6_reg_555                              |    9|          2|   31|         62|
    |i_reg_451                                |    9|          2|   31|         62|
    |indvar_flatten_reg_509                   |    9|          2|   63|        126|
    |j_1_reg_498                              |    9|          2|   31|         62|
    |j_2_reg_612                              |    9|          2|   32|         64|
    |j_3_reg_532                              |    9|          2|   32|         64|
    |j_4_reg_567                              |    9|          2|   31|         62|
    |j_reg_590                                |    9|          2|   31|         62|
    |k_reg_462                                |    9|          2|   32|         64|
    |phi_mul_reg_474                          |    9|          2|   38|         76|
    |rhs_reg_623                              |    9|          2|   16|         32|
    |wbuf_V_address0                          |   20|          4|   16|         64|
    |x_Addr_A_orig                            |   14|          3|   32|         96|
    |y_Din_A                                  |   14|          3|   16|         48|
    |y_WEN_A                                  |    9|          2|    2|          4|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  817|        180|  890|       2160|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln100_reg_1842                     |  31|   0|   31|          0|
    |add_ln46_reg_1593                      |  38|   0|   38|          0|
    |add_ln50_reg_1583                      |  32|   0|   32|          0|
    |add_ln62_reg_1885                      |  31|   0|   31|          0|
    |add_ln64_reg_1928                      |  16|   0|   16|          0|
    |add_ln64_reg_1928_pp5_iter1_reg        |  16|   0|   16|          0|
    |add_ln69_reg_1938                      |  31|   0|   31|          0|
    |add_ln703_reg_1832                     |  16|   0|   16|          0|
    |add_ln71_reg_1946                      |  10|   0|   10|          0|
    |add_ln83_reg_1647                      |  31|   0|   31|          0|
    |add_ln85_reg_1695                      |  16|   0|   16|          0|
    |add_ln85_reg_1695_pp1_iter1_reg        |  16|   0|   16|          0|
    |add_ln89_2_reg_1710                    |  63|   0|   63|          0|
    |add_ln89_reg_1719                      |  31|   0|   31|          0|
    |add_ln90_reg_1757                      |  32|   0|   32|          0|
    |ap_CS_fsm                              |  66|   0|   66|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter4                |   1|   0|    1|          0|
    |b_read_reg_1469                        |  32|   0|   32|          0|
    |cmp36257_reg_1631                      |   1|   0|    1|          0|
    |cmp37252_reg_1559                      |   1|   0|    1|          0|
    |dbbuf_V_addr_reg_1821                  |  10|   0|   10|          0|
    |dbbuf_V_addr_reg_1821_pp3_iter1_reg    |  10|   0|   10|          0|
    |dwbuf_V_addr_1_reg_1787                |  16|   0|   16|          0|
    |dwbuf_V_addr_1_reg_1787_pp2_iter2_reg  |  16|   0|   16|          0|
    |dwt_read_reg_1474                      |  32|   0|   32|          0|
    |empty_39_reg_1893                      |  31|   0|   31|          0|
    |empty_46_reg_1660                      |  31|   0|   31|          0|
    |empty_53_reg_1850                      |  31|   0|   31|          0|
    |fwprop_read_reg_1439                   |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_1933              |  16|   0|   16|          0|
    |gmem_addr_1_reg_1898                   |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_1700              |  16|   0|   16|          0|
    |gmem_addr_2_reg_1665                   |  32|   0|   32|          0|
    |gmem_addr_3_reg_1855                   |  32|   0|   32|          0|
    |gmem_addr_read_reg_1546                |  16|   0|   16|          0|
    |i_1_reg_578                            |  31|   0|   31|          0|
    |i_2_reg_486                            |  31|   0|   31|          0|
    |i_3_reg_601                            |  31|   0|   31|          0|
    |i_4_reg_520                            |  31|   0|   31|          0|
    |i_5_reg_544                            |  31|   0|   31|          0|
    |i_6_reg_555                            |  31|   0|   31|          0|
    |i_reg_451                              |  31|   0|   31|          0|
    |icmp_ln101_reg_1876                    |   1|   0|    1|          0|
    |icmp_ln101_reg_1876_pp4_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln40_1_reg_1537                   |   1|   0|    1|          0|
    |icmp_ln40_1_reg_1537_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln40_reg_1512                     |   1|   0|    1|          0|
    |icmp_ln46_reg_1589                     |   1|   0|    1|          0|
    |icmp_ln63_reg_1924                     |   1|   0|    1|          0|
    |icmp_ln63_reg_1924_pp5_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln73_reg_1981                     |   1|   0|    1|          0|
    |icmp_ln84_reg_1691                     |   1|   0|    1|          0|
    |icmp_ln84_reg_1691_pp1_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln89_reg_1715                     |   1|   0|    1|          0|
    |icmp_ln90_reg_1724                     |   1|   0|    1|          0|
    |icmp_ln96_reg_1817                     |   1|   0|    1|          0|
    |icmp_ln96_reg_1817_pp3_iter1_reg       |   1|   0|    1|          0|
    |indvar_flatten_reg_509                 |  63|   0|   63|          0|
    |j_1_reg_498                            |  31|   0|   31|          0|
    |j_2_reg_612                            |  32|   0|   32|          0|
    |j_3_reg_532                            |  32|   0|   32|          0|
    |j_4_reg_567                            |  31|   0|   31|          0|
    |j_reg_590                              |  31|   0|   31|          0|
    |k_reg_462                              |  32|   0|   32|          0|
    |mul_ln102_reg_1866                     |  16|   0|   16|          0|
    |mul_ln1116_reg_1971                    |  16|   0|   16|          0|
    |mul_ln38_reg_1496                      |  65|   0|   65|          0|
    |mul_ln50_1_reg_1608                    |  31|   0|   31|          0|
    |mul_ln50_2_reg_1615                    |  38|   0|   38|          0|
    |mul_ln50_reg_1573                      |  31|   0|   31|          0|
    |mul_ln64_reg_1914                      |  16|   0|   16|          0|
    |mul_ln85_reg_1681                      |  16|   0|   16|          0|
    |mul_ln89_reg_1705                      |  63|   0|   63|          0|
    |num_iters_reg_1516                     |  27|   0|   27|          0|
    |phi_mul_reg_474                        |  38|   0|   38|          0|
    |reg_632                                |  16|   0|   16|          0|
    |reg_636                                |  16|   0|   16|          0|
    |rhs_reg_623                            |  16|   0|   16|          0|
    |select_ln89_2_reg_1730                 |  10|   0|   10|          0|
    |select_ln89_3_reg_1746                 |  31|   0|   31|          0|
    |sext_ln46_1_reg_1568                   |  32|   0|   32|          0|
    |sext_ln46_reg_1563                     |  39|   0|   39|          0|
    |sub_ln38_1_reg_1507                    |  27|   0|   27|          0|
    |tmp_2_reg_1501                         |  27|   0|   27|          0|
    |tmp_reg_1485                           |   1|   0|    1|          0|
    |trunc_ln100_reg_1837                   |  31|   0|   31|          0|
    |trunc_ln1118_reg_1751                  |  16|   0|   16|          0|
    |trunc_ln40_reg_1527                    |  31|   0|   31|          0|
    |trunc_ln41_reg_1541                    |  10|   0|   10|          0|
    |trunc_ln41_reg_1541_pp0_iter1_reg      |  10|   0|   10|          0|
    |trunc_ln46_reg_1551                    |  31|   0|   31|          0|
    |trunc_ln51_reg_1620                    |  10|   0|   10|          0|
    |trunc_ln62_reg_1641                    |  31|   0|   31|          0|
    |trunc_ln64_reg_1904                    |   6|   0|    6|          0|
    |trunc_ln83_reg_1635                    |  31|   0|   31|          0|
    |trunc_ln85_reg_1671                    |   6|   0|    6|          0|
    |ub_reg_1626                            |  32|   0|   32|          0|
    |wt_read_reg_1480                       |  32|   0|   32|          0|
    |xdim_read_reg_1454                     |  32|   0|   32|          0|
    |y_addr_reg_1961                        |  10|   0|   10|          0|
    |ydim_read_reg_1443                     |  32|   0|   32|          0|
    |zext_ln1118_reg_1767                   |  16|   0|   32|         16|
    |zext_ln89_reg_1578                     |  32|   0|   63|         31|
    |icmp_ln73_reg_1981                     |  64|  32|    1|          0|
    |icmp_ln89_reg_1715                     |  64|  32|    1|          0|
    |zext_ln1118_reg_1767                   |  64|  32|   32|         16|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2503|  96| 2392|         63|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWREADY  |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWADDR   |   in|    7|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WVALID   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WREADY   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WDATA    |   in|   32|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WSTRB    |   in|    4|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARVALID  |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARREADY  |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARADDR   |   in|    7|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RVALID   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RREADY   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RDATA    |  out|   32|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RRESP    |  out|    2|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BVALID   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BREADY   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BRESP    |  out|    2|       s_axi|      CRTL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|          gmem|       pointer|
|x_Addr_A                |  out|   32|        bram|             x|         array|
|x_EN_A                  |  out|    1|        bram|             x|         array|
|x_WEN_A                 |  out|    2|        bram|             x|         array|
|x_Din_A                 |  out|   16|        bram|             x|         array|
|x_Dout_A                |   in|   16|        bram|             x|         array|
|x_Clk_A                 |  out|    1|        bram|             x|         array|
|x_Rst_A                 |  out|    1|        bram|             x|         array|
|dx_Addr_A               |  out|   32|        bram|            dx|         array|
|dx_EN_A                 |  out|    1|        bram|            dx|         array|
|dx_WEN_A                |  out|    2|        bram|            dx|         array|
|dx_Din_A                |  out|   16|        bram|            dx|         array|
|dx_Dout_A               |   in|   16|        bram|            dx|         array|
|dx_Clk_A                |  out|    1|        bram|            dx|         array|
|dx_Rst_A                |  out|    1|        bram|            dx|         array|
|y_Addr_A                |  out|   32|        bram|             y|         array|
|y_EN_A                  |  out|    1|        bram|             y|         array|
|y_WEN_A                 |  out|    2|        bram|             y|         array|
|y_Din_A                 |  out|   16|        bram|             y|         array|
|y_Dout_A                |   in|   16|        bram|             y|         array|
|y_Clk_A                 |  out|    1|        bram|             y|         array|
|y_Rst_A                 |  out|    1|        bram|             y|         array|
|dy_Addr_A               |  out|   32|        bram|            dy|         array|
|dy_EN_A                 |  out|    1|        bram|            dy|         array|
|dy_WEN_A                |  out|    2|        bram|            dy|         array|
|dy_Din_A                |  out|   16|        bram|            dy|         array|
|dy_Dout_A               |   in|   16|        bram|            dy|         array|
|dy_Clk_A                |  out|    1|        bram|            dy|         array|
|dy_Rst_A                |  out|    1|        bram|            dy|         array|
+------------------------+-----+-----+------------+--------------+--------------+

