module DCounterAsyn
#(
  parameter N = 4
)
(
  input wire clk,
  input wire rst,
  output reg [2**N-1:0] count
);

  always @(posedge clk, negedge rst) begin
    if (~rst) begin
      count <= 0;
    end
    else begin
      count <= count - 1;
    end
  end

endmodule
