<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn150108034703"></A><B><U><big>pn150108034703</big></U></B>
#Start recording tcl command: 1/8/2015 03:41:22
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
prj_run Synthesis -impl SevenSegClock -task Lattice_Synthesis
prj_project close
#Stop recording: 1/8/2015 03:47:03



<A name="pn150113004444"></A><B><U><big>pn150113004444</big></U></B>
#Start recording tcl command: 1/13/2015 00:44:21
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
#Stop recording: 1/13/2015 00:44:44



<A name="pn150115010345"></A><B><U><big>pn150115010345</big></U></B>
#Start recording tcl command: 1/15/2015 00:56:16
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
#Stop recording: 1/15/2015 01:03:45



<A name="pn150126014340"></A><B><U><big>pn150126014340</big></U></B>
#Start recording tcl command: 1/26/2015 01:42:49
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
#Stop recording: 1/26/2015 01:43:40



<A name="pn150312032943"></A><B><U><big>pn150312032943</big></U></B>
#Start recording tcl command: 3/12/2015 03:26:49
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
#Stop recording: 3/12/2015 03:29:43



<A name="pn150315014010"></A><B><U><big>pn150315014010</big></U></B>
#Start recording tcl command: 3/15/2015 00:57:46
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
prj_run Export -impl SevenSegClock -task Jedecgen
pgr_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_program run
prj_run Export -impl SevenSegClock -task Jedecgen
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
prj_run Export -impl SevenSegClock -task Jedecgen
pgr_program run
pgr_program run
pgr_program run
pgr_project save "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_project close
pgr_project save "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_program set -port FTUSB-1
pgr_project close
pgr_program set -cable USB
pgr_program set -port EzUSB-0
pgr_project close
pgr_program set -cable USB2
pgr_program set -port FTUSB-0
pgr_project close
pgr_project save "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_project close
pgr_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_project close
pgr_project save "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_project close
#Stop recording: 3/15/2015 01:40:10



<A name="pn150315075551"></A><B><U><big>pn150315075551</big></U></B>
#Start recording tcl command: 3/15/2015 07:43:58
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
#Stop recording: 3/15/2015 07:55:51



<A name="pn150315202622"></A><B><U><big>pn150315202622</big></U></B>
#Start recording tcl command: 3/15/2015 17:25:21
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
pgr_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_project close
prj_run Export -impl SevenSegClock -task Jedecgen
#Stop recording: 3/15/2015 20:26:22



<A name="pn150316023146"></A><B><U><big>pn150316023146</big></U></B>
#Start recording tcl command: 3/16/2015 02:27:19
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
#Stop recording: 3/16/2015 02:31:46



<A name="pn150321011244"></A><B><U><big>pn150321011244</big></U></B>
#Start recording tcl command: 3/21/2015 00:43:24
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
prj_run Export -impl SevenSegClock -task Jedecgen
prj_run Export -impl SevenSegClock -task Jedecgen
prj_run Export -impl SevenSegClock -task Jedecgen
prj_run Export -impl SevenSegClock -task Jedecgen
prj_run Export -impl SevenSegClock -task Jedecgen
prj_run Export -impl SevenSegClock -task Jedecgen
prj_run Export -impl SevenSegClock -task Jedecgen
prj_run Export -impl SevenSegClock -task Jedecgen
prj_run Export -impl SevenSegClock -task Jedecgen
prj_run Export -impl SevenSegClock -task Jedecgen
#Stop recording: 3/21/2015 01:12:44



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
