#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560334f721d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560334f07da0 .scope module, "matrix_loader_tb" "matrix_loader_tb" 3 4;
 .timescale -9 -12;
v0x560334f98af0_0 .net "a_row_out", 255 0, v0x560334f97ab0_0;  1 drivers
v0x560334f98bd0_0 .net "addr_out", 4 0, v0x560334f97b50_0;  1 drivers
v0x560334f98ca0_0 .var "axiid", 1 0;
v0x560334f98da0_0 .var "axiiv", 0 0;
v0x560334f98e70_0 .net "b_col_out", 255 0, v0x560334f97d30_0;  1 drivers
v0x560334f98f10_0 .var "clk", 0 0;
v0x560334f98fb0_0 .net "complete", 0 0, v0x560334f97f70_0;  1 drivers
v0x560334f99080_0 .var "requested_a_row", 4 0;
v0x560334f99150_0 .var "requested_b_col", 4 0;
v0x560334f992b0_0 .var "rst", 0 0;
S_0x560334f07f30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 54, 3 54 0, S_0x560334f07da0;
 .timescale -9 -12;
v0x560334f6a170_0 .var/2s "i", 31 0;
S_0x560334f5cd90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 56, 3 56 0, S_0x560334f07f30;
 .timescale -9 -12;
v0x560334f711b0_0 .var/2s "j", 31 0;
S_0x560334f5cf70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 58, 3 58 0, S_0x560334f5cd90;
 .timescale -9 -12;
v0x560334f6fcd0_0 .var/2s "k", 31 0;
S_0x560334f93550 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 74, 3 74 0, S_0x560334f07da0;
 .timescale -9 -12;
v0x560334f6a620_0 .var/2s "i", 31 0;
S_0x560334f93790 .scope module, "uut" "matrix_loader" 3 19, 4 7 0, S_0x560334f07da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "axiiv";
    .port_info 4 /INPUT 2 "axiid";
    .port_info 5 /INPUT 5 "requested_a_row";
    .port_info 6 /INPUT 5 "requested_b_col";
    .port_info 7 /OUTPUT 5 "addr_out";
    .port_info 8 /OUTPUT 256 "a_row_out";
    .port_info 9 /OUTPUT 256 "b_col_out";
    .port_info 10 /OUTPUT 1 "complete";
P_0x560334f08c70 .param/l "MAX_ELEMENT_SIZE" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x560334f08cb0 .param/l "MAX_SIZE_A" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x560334f08cf0 .param/l "MAX_SIZE_B" 0 4 9, +C4<00000000000000000000000000100000>;
v0x560334f96dc0_0 .var "A_addr_buffer", 9 0;
v0x560334f96ea0_0 .var "A_addra", 4 0;
v0x560334f96f90_0 .var "A_addrb", 4 0;
v0x560334f97090_0 .var "A_dina", 255 0;
v0x560334f97160_0 .net "A_dout", 255 0, L_0x560334f6fb70;  1 drivers
v0x560334f97200_0 .var "A_enb", 0 0;
v0x560334f972d0_0 .var "A_regceb", 0 0;
v0x560334f973a0_0 .var "A_wea", 0 0;
v0x560334f97470_0 .var "B_addra", 4 0;
v0x560334f975d0_0 .var "B_addrb", 4 0;
v0x560334f976a0_0 .var "B_dina", 255 0;
v0x560334f97770_0 .net "B_dout", 255 0, L_0x560334f71010;  1 drivers
v0x560334f97840_0 .var "B_enb", 0 0;
v0x560334f97910_0 .var "B_regceb", 0 0;
v0x560334f979e0_0 .var "B_wea", 0 0;
v0x560334f97ab0_0 .var "a_row_out", 255 0;
v0x560334f97b50_0 .var "addr_out", 4 0;
v0x560334f97bf0_0 .net "axiid", 1 0, v0x560334f98ca0_0;  1 drivers
v0x560334f97c90_0 .net "axiiv", 0 0, v0x560334f98da0_0;  1 drivers
v0x560334f97d30_0 .var "b_col_out", 255 0;
v0x560334f97df0_0 .var "bad", 0 0;
v0x560334f97eb0_0 .var "bram_rst", 0 0;
v0x560334f97f70_0 .var "complete", 0 0;
v0x560334f98030_0 .var "downtime", 0 0;
v0x560334f980f0_0 .var "element_buffer", 5 0;
v0x560334f981d0_0 .var "element_counter", 1 0;
v0x560334f982b0_0 .net "eth_refclk", 0 0, v0x560334f98f10_0;  1 drivers
v0x560334f98350_0 .net "inter_refclk", 0 0, v0x560334f98f10_0;  alias, 1 drivers
v0x560334f983f0_0 .var "loading", 0 0;
v0x560334f984b0_0 .var "matrix_counter", 9 0;
v0x560334f98590_0 .net "requested_a_row", 4 0, v0x560334f99080_0;  1 drivers
v0x560334f98670_0 .net "requested_b_col", 4 0, v0x560334f99150_0;  1 drivers
v0x560334f98750_0 .var "row_buffer", 255 0;
v0x560334f98830_0 .net "rst", 0 0, v0x560334f992b0_0;  1 drivers
v0x560334f988d0_0 .var "transmitting", 0 0;
E_0x560334f4b180 .event edge, v0x560334f94fc0_0, v0x560334f97df0_0, v0x560334f98590_0;
S_0x560334f93a80 .scope module, "Matrix_A_BRAM" "xilinx_simple_dual_port_2_clock_ram" 4 163, 5 7 0, S_0x560334f93790;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x560334f74c10 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x560334f74c50 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x560334f74c90 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x560334f74cd0 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x560334f94760 .array "BRAM", 0 31, 255 0;
v0x560334f94840_0 .net "addra", 4 0, v0x560334f96ea0_0;  1 drivers
v0x560334f94920_0 .net "addrb", 4 0, v0x560334f96f90_0;  1 drivers
v0x560334f94a10_0 .net "clka", 0 0, v0x560334f98f10_0;  alias, 1 drivers
v0x560334f94ad0_0 .net "clkb", 0 0, v0x560334f98f10_0;  alias, 1 drivers
v0x560334f94bc0_0 .net "dina", 255 0, v0x560334f97090_0;  1 drivers
v0x560334f94c80_0 .net "doutb", 255 0, L_0x560334f6fb70;  alias, 1 drivers
v0x560334f94d60_0 .net "enb", 0 0, v0x560334f97200_0;  1 drivers
v0x560334f94e20_0 .var "ram_data", 255 0;
v0x560334f94f00_0 .net "regceb", 0 0, v0x560334f972d0_0;  1 drivers
v0x560334f94fc0_0 .net "rstb", 0 0, v0x560334f992b0_0;  alias, 1 drivers
v0x560334f95080_0 .net "wea", 0 0, v0x560334f973a0_0;  1 drivers
S_0x560334f93f80 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x560334f93a80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x560334f93f80
v0x560334f66da0_0 .var/i "depth", 31 0;
TD_matrix_loader_tb.uut.Matrix_A_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x560334f66da0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x560334f66da0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x560334f66da0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x560334f94220 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x560334f93a80;
 .timescale -9 -12;
v0x560334f67250_0 .var/i "ram_index", 31 0;
S_0x560334f94460 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x560334f93a80;
 .timescale -9 -12;
L_0x560334f6fb70 .functor BUFZ 256, v0x560334f94660_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x560334f94660_0 .var "doutb_reg", 255 0;
E_0x560334f4b7e0 .event posedge, v0x560334f94a10_0;
S_0x560334f952e0 .scope module, "Matrix_B_BRAM" "xilinx_simple_dual_port_2_clock_ram" 4 182, 5 7 0, S_0x560334f93790;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x560334f71940 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x560334f71980 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x560334f719c0 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x560334f71a00 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x560334f96230 .array "BRAM", 0 31, 255 0;
v0x560334f96310_0 .net "addra", 4 0, v0x560334f97470_0;  1 drivers
v0x560334f963f0_0 .net "addrb", 4 0, v0x560334f975d0_0;  1 drivers
v0x560334f964e0_0 .net "clka", 0 0, v0x560334f98f10_0;  alias, 1 drivers
v0x560334f965d0_0 .net "clkb", 0 0, v0x560334f98f10_0;  alias, 1 drivers
v0x560334f966c0_0 .net "dina", 255 0, v0x560334f976a0_0;  1 drivers
v0x560334f967a0_0 .net "doutb", 255 0, L_0x560334f71010;  alias, 1 drivers
v0x560334f96880_0 .net "enb", 0 0, v0x560334f97840_0;  1 drivers
v0x560334f96940_0 .var "ram_data", 255 0;
v0x560334f96a20_0 .net "regceb", 0 0, v0x560334f97910_0;  1 drivers
v0x560334f96ae0_0 .net "rstb", 0 0, v0x560334f992b0_0;  alias, 1 drivers
v0x560334f96b80_0 .net "wea", 0 0, v0x560334f979e0_0;  1 drivers
S_0x560334f958b0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x560334f952e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x560334f958b0
v0x560334f95bb0_0 .var/i "depth", 31 0;
TD_matrix_loader_tb.uut.Matrix_B_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x560334f95bb0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x560334f95bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x560334f95bb0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x560334f95c90 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x560334f952e0;
 .timescale -9 -12;
v0x560334f95e90_0 .var/i "ram_index", 31 0;
S_0x560334f95f70 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x560334f952e0;
 .timescale -9 -12;
L_0x560334f71010 .functor BUFZ 256, v0x560334f96150_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x560334f96150_0 .var "doutb_reg", 255 0;
    .scope S_0x560334f94220;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560334f67250_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x560334f67250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x560334f67250_0;
    %store/vec4a v0x560334f94760, 4, 0;
    %load/vec4 v0x560334f67250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560334f67250_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x560334f94460;
T_3 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x560334f94660_0, 0, 256;
    %end;
    .thread T_3, $init;
    .scope S_0x560334f94460;
T_4 ;
    %wait E_0x560334f4b7e0;
    %load/vec4 v0x560334f94fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x560334f94660_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560334f94f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560334f94e20_0;
    %assign/vec4 v0x560334f94660_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560334f93a80;
T_5 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x560334f94e20_0, 0, 256;
    %end;
    .thread T_5, $init;
    .scope S_0x560334f93a80;
T_6 ;
    %wait E_0x560334f4b7e0;
    %load/vec4 v0x560334f95080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x560334f94bc0_0;
    %load/vec4 v0x560334f94840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560334f94760, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560334f93a80;
T_7 ;
    %wait E_0x560334f4b7e0;
    %load/vec4 v0x560334f94d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560334f94920_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560334f94760, 4;
    %assign/vec4 v0x560334f94e20_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560334f95c90;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560334f95e90_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x560334f95e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x560334f95e90_0;
    %store/vec4a v0x560334f96230, 4, 0;
    %load/vec4 v0x560334f95e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560334f95e90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x560334f95f70;
T_9 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x560334f96150_0, 0, 256;
    %end;
    .thread T_9, $init;
    .scope S_0x560334f95f70;
T_10 ;
    %wait E_0x560334f4b7e0;
    %load/vec4 v0x560334f96ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x560334f96150_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560334f96a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x560334f96940_0;
    %assign/vec4 v0x560334f96150_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560334f952e0;
T_11 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x560334f96940_0, 0, 256;
    %end;
    .thread T_11, $init;
    .scope S_0x560334f952e0;
T_12 ;
    %wait E_0x560334f4b7e0;
    %load/vec4 v0x560334f96b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x560334f966c0_0;
    %load/vec4 v0x560334f96310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560334f96230, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560334f952e0;
T_13 ;
    %wait E_0x560334f4b7e0;
    %load/vec4 v0x560334f96880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x560334f963f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560334f96230, 4;
    %assign/vec4 v0x560334f96940_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560334f93790;
T_14 ;
Ewait_0 .event/or E_0x560334f4b180, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x560334f98830_0;
    %load/vec4 v0x560334f97df0_0;
    %or;
    %store/vec4 v0x560334f97eb0_0, 0, 1;
    %load/vec4 v0x560334f98590_0;
    %store/vec4 v0x560334f96f90_0, 0, 5;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x560334f93790;
T_15 ;
    %wait E_0x560334f4b7e0;
    %load/vec4 v0x560334f98830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f98030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560334f983f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560334f981d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560334f984b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x560334f98030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x560334f97c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560334f98030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f983f0_0, 0;
    %load/vec4 v0x560334f97bf0_0;
    %concati/vec4 0, 0, 254;
    %assign/vec4 v0x560334f98750_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x560334f984b0_0, 0;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560334f973a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560334f979e0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x560334f983f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x560334f97c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x560334f981d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x560334f984b0_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560334f984b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560334f981d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560334f983f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f988d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f97f70_0, 0;
    %load/vec4 v0x560334f98750_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x560334f980f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560334f97bf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560334f97090_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x560334f96ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f973a0_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560334f981d0_0, 0;
    %load/vec4 v0x560334f984b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x560334f984b0_0, 0;
    %load/vec4 v0x560334f984b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x560334f98750_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x560334f980f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560334f97bf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560334f97090_0, 0;
    %load/vec4 v0x560334f984b0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %div;
    %pad/u 5;
    %assign/vec4 v0x560334f96ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f973a0_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x560334f980f0_0;
    %load/vec4 v0x560334f97bf0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x560334f984b0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %sub;
    %pad/u 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x560334f98750_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560334f973a0_0, 0;
T_15.15 ;
T_15.13 ;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x560334f981d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x560334f981d0_0, 0;
    %load/vec4 v0x560334f97bf0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x560334f981d0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x560334f980f0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560334f973a0_0, 0;
T_15.11 ;
T_15.8 ;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x560334f988d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f97f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560334f973a0_0, 0;
T_15.16 ;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x560334f93790;
T_16 ;
    %wait E_0x560334f4b7e0;
    %load/vec4 v0x560334f98830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560334f96f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f97200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f972d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560334f988d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f97200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560334f972d0_0, 0;
    %load/vec4 v0x560334f98590_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560334f96dc0_0, 4, 5;
    %load/vec4 v0x560334f96dc0_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560334f96dc0_0, 4, 5;
    %load/vec4 v0x560334f96dc0_0;
    %parti/s 5, 5, 4;
    %assign/vec4 v0x560334f97b50_0, 0;
    %load/vec4 v0x560334f97160_0;
    %assign/vec4 v0x560334f97ab0_0, 0;
    %load/vec4 v0x560334f96f90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560334f96f90_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560334f07da0;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v0x560334f98f10_0;
    %nor/r;
    %store/vec4 v0x560334f98f10_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560334f07da0;
T_18 ;
    %vpi_call/w 3 41 "$dumpfile", "matrix_loader.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560334f07da0 {0 0 0};
    %vpi_call/w 3 43 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560334f98f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560334f992b0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560334f992b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560334f992b0_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %fork t_1, S_0x560334f07f30;
    %jmp t_0;
    .scope S_0x560334f07f30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560334f6a170_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x560334f6a170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %fork t_3, S_0x560334f5cd90;
    %jmp t_2;
    .scope S_0x560334f5cd90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560334f711b0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x560334f711b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.3, 5;
    %fork t_5, S_0x560334f5cf70;
    %jmp t_4;
    .scope S_0x560334f5cf70;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560334f6fcd0_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x560334f6fcd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v0x560334f6a170_0;
    %load/vec4 v0x560334f711b0_0;
    %cmp/e;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560334f98da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560334f98ca0_0, 0, 2;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560334f98ca0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560334f98da0_0, 0, 1;
T_18.7 ;
    %delay 20000, 0;
    %load/vec4 v0x560334f6fcd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560334f6fcd0_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %end;
    .scope S_0x560334f5cd90;
t_4 %join;
    %load/vec4 v0x560334f711b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560334f711b0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %end;
    .scope S_0x560334f07f30;
t_2 %join;
    %load/vec4 v0x560334f6a170_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560334f6a170_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .scope S_0x560334f07da0;
t_0 %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560334f98ca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560334f98da0_0, 0, 1;
    %delay 20000, 0;
    %fork t_7, S_0x560334f93550;
    %jmp t_6;
    .scope S_0x560334f93550;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560334f6a620_0, 0, 32;
T_18.8 ;
    %load/vec4 v0x560334f6a620_0;
    %cmpi/s 34, 0, 32;
    %jmp/0xz T_18.9, 5;
    %load/vec4 v0x560334f6a620_0;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %pad/s 5;
    %store/vec4 v0x560334f99080_0, 0, 5;
    %delay 20000, 0;
    %load/vec4 v0x560334f6a620_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560334f6a620_0, 0, 32;
    %jmp T_18.8;
T_18.9 ;
    %end;
    .scope S_0x560334f07da0;
t_6 %join;
    %vpi_call/w 3 80 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 81 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/matrix_loader_tb.sv";
    "src/matrix_loader.sv";
    "src/xilinx_simple_dual_port_2_clock_ram.v";
