{
  "DESIGN_NAME": "PG_4",
  "VERILOG_FILES": ["dir::src/*.v"],
  "VERILOG_FILES_BLACKBOX": ["dir::src/PEs.v"],
  "CLOCK_PORT": "CLK",
  "CLOCK_PERIOD": 10,
  "CLOCK_TREE_SYNTH": true,

  "EXTRA_LEFS": ["dir::src/lef/PEn.lef"],
  "EXTRA_GDS_FILES": ["dir::src/gds/PEn.gds"],

  "SYNTH_EXCLUSION_CELL_LIST": ["PEn"],
  "FP_SIZING": "relative",
  "FP_CORE_UTIL": 0.45,

  "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
  "PL_MACRO_CHANNEL": [10, 10],
  "PL_TARGET_DENSITY": 0.60,
  "PL_RANDOM_GLB_PLACEMENT": false,

  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5, 
  "FP_PDN_MACRO_HOOKS": [
    "pen_instance1 VPWR VGND VPWR VGND",
    "pen_instance2 VPWR VGND VPWR VGND",
    "pen_instance3 VPWR VGND VPWR VGND",
    "pen_instance4 VPWR VGND VPWR VGND",
    "pen_instance5 VPWR VGND VPWR VGND",
    "pen_instance6 VPWR VGND VPWR VGND",
    "pen_instance7 VPWR VGND VPWR VGND",
    "pen_instance8 VPWR VGND VPWR VGND",
    "pen_instance9 VPWR VGND VPWR VGND",
    "pen_instance10 VPWR VGND VPWR VGND",
    "pen_instance11 VPWR VGND VPWR VGND",
    "pen_instance12 VPWR VGND VPWR VGND",
    "pen_instance13 VPWR VGND VPWR VGND",
    "pen_instance14 VPWR VGND VPWR VGND",
    "pen_instance15 VPWR VGND VPWR VGND",
    "pen_instance16 VPWR VGND VPWR VGND",
    "pen_instance17 VPWR VGND VPWR VGND",
    "pen_instance18 VPWR VGND VPWR VGND",
    "pen_instance19 VPWR VGND VPWR VGND",
    "pen_instance20 VPWR VGND VPWR VGND"
  ],

  "DIODE_INSERTION_STRATEGY": 3,

  "ROUTING_LAYER_ADJUSTMENT": ["met1", 0.8, "met2", 0.9, "met3", 0.9, "met4", 0.8, "met5", 0.7],
  "GRT_ALLOW_CONGESTION": 1,
  "GRT_CONGESTION_ITERATIONS": 30,
  "GRT_OVERFLOW_ITERS": 20,
  "GRT_VIA_OPTIMIZATION": 1,
  "MIN_ROUTING_LAYER": "met1",
  "MAX_ROUTING_LAYER": "met5"
}
