\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Overview of the NSW trigger}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{System granularity and terminology}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{Requirements and Limitations}{section.1}% 4
\BOOKMARK [1][-]{section.2}{Trigger Processor Specifications}{}% 5
\BOOKMARK [2][-]{subsection.2.1}{Trigger Processor Latency}{section.2}% 6
\BOOKMARK [2][-]{subsection.2.2}{Interface to Micromegas}{section.2}% 7
\BOOKMARK [3][-]{subsubsection.2.2.1}{ART Data Protocol}{subsection.2.2}% 8
\BOOKMARK [3][-]{subsubsection.2.2.2}{Decoding ART Data}{subsection.2.2}% 9
\BOOKMARK [2][-]{subsection.2.3}{Interface to sTGC}{section.2}% 10
\BOOKMARK [2][-]{subsection.2.4}{Interface to Sector Logic}{section.2}% 11
\BOOKMARK [3][-]{subsubsection.2.4.1}{NSW Trigger Data Format}{subsection.2.4}% 12
\BOOKMARK [3][-]{subsubsection.2.4.2}{Combination of sTGC and MM trigger data}{subsection.2.4}% 13
\BOOKMARK [3][-]{subsubsection.2.4.3}{Matching to Sector Logic Boards}{subsection.2.4}% 14
\BOOKMARK [2][-]{subsection.2.5}{Ancillary Functions}{section.2}% 15
\BOOKMARK [1][-]{section.3}{Trigger Algorithms and Performance}{}% 16
\BOOKMARK [2][-]{subsection.3.1}{Micromegas Trigger Algorithm}{section.3}% 17
\BOOKMARK [3][-]{subsubsection.3.1.1}{MM Fitter Algorithm}{subsection.3.1}% 18
\BOOKMARK [4][-]{subsubsubsection.3.1.1.1}{Description}{subsubsection.3.1.1}% 19
\BOOKMARK [4][-]{subsubsubsection.3.1.1.2}{Implementation}{subsubsection.3.1.1}% 20
\BOOKMARK [4][-]{subsubsubsection.3.1.1.3}{Misalignment Configurations and Corrections}{subsubsection.3.1.1}% 21
\BOOKMARK [4][-]{subsubsubsection.3.1.1.4}{Performance}{subsubsection.3.1.1}% 22
\BOOKMARK [3][-]{subsubsection.3.1.2}{MM Look-Up-Table Algorithm}{subsection.3.1}% 23
\BOOKMARK [4][-]{subsubsubsection.3.1.2.1}{Principle of the algorithm}{subsubsection.3.1.2}% 24
\BOOKMARK [4][-]{subsubsubsection.3.1.2.2}{Algorithm Implementation}{subsubsection.3.1.2}% 25
\BOOKMARK [4][-]{subsubsubsection.3.1.2.3}{Algorithm Performance}{subsubsection.3.1.2}% 26
\BOOKMARK [4][-]{subsubsubsection.3.1.2.4}{Summary}{subsubsection.3.1.2}% 27
\BOOKMARK [2][-]{subsection.3.2}{sTGC Trigger Algorithm}{section.3}% 28
\BOOKMARK [3][-]{subsubsection.3.2.1}{The pre-trigger from the pad towers}{subsection.3.2}% 29
\BOOKMARK [3][-]{subsubsection.3.2.2}{Finding track segments and calculating their parameters}{subsection.3.2}% 30
\BOOKMARK [3][-]{subsubsection.3.2.3}{Compensating for misalignments}{subsection.3.2}% 31
\BOOKMARK [1][-]{section.4}{Trigger Processor Hardware Platforms}{}% 32
\BOOKMARK [2][-]{subsection.4.1}{Specification comparison}{section.4}% 33
\BOOKMARK [3][-]{subsubsection.4.1.1}{ATCA Standard Interfaces}{subsection.4.1}% 34
\BOOKMARK [3][-]{subsubsection.4.1.2}{Optical i/o for detector data and Sector Logic}{subsection.4.1}% 35
\BOOKMARK [3][-]{subsubsection.4.1.3}{AMC to AMC lateral communication}{subsection.4.1}% 36
\BOOKMARK [2][-]{subsection.4.2}{Selection Criteria}{section.4}% 37
\BOOKMARK [1][-]{section.5}{Testing}{}% 38
\BOOKMARK [2][-]{subsection.5.1}{MM Implementation Initial Testing}{section.5}% 39
\BOOKMARK [2][-]{subsection.5.2}{Pattern Generators}{section.5}% 40
\BOOKMARK [3][-]{subsubsection.5.2.1}{The Micromegas ART Pattern Generator}{subsection.5.2}% 41
\BOOKMARK [3][-]{subsubsection.5.2.2}{The sTGC Pattern Generator}{subsection.5.2}% 42
\BOOKMARK [2][-]{subsection.5.3}{Cosmic Ray Testing}{section.5}% 43
\BOOKMARK [2][-]{subsection.5.4}{Vertical Slice and Test Beam}{section.5}% 44
\BOOKMARK [1][-]{section.6}{Phase-2 Compatibility}{}% 45
\BOOKMARK [1][-]{section.7}{Project rganization}{}% 46
\BOOKMARK [2][-]{subsection.7.1}{Responsibilities}{section.7}% 47
\BOOKMARK [2][-]{subsection.7.2}{Schedule}{section.7}% 48
\BOOKMARK [1][-]{section.8}{Conclusion}{}% 49
\BOOKMARK [0][-]{part*.61}{Appendix}{}% 50
\BOOKMARK [1][-]{appendix.A}{Fibers Layout}{part*.61}% 51
