{"Source Block": ["oh/elink/dv/elink_e16_model.v@2219:2229@HdlStmAssign", "   always @ (posedge rxi_lclk)\n     if (wr_write_rlc)\n       fifo_mem[wr_addr_rlc[FAD-1:0]] <= rxi_assembled_tran_rlc[14*LW-1:0];\n   \n   //# Read (for dispatch)\n   assign fifo_tran_out[14*LW-1:0] = fifo_mem[rd_addr[FAD-1:0]];\n\n   //#####################################\n   //# FIFO Write State Machine\n   //#####################################\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2214:2226", "   //#################################\n   //# FIFO data\n   //#################################\n \n   //# Write\n   always @ (posedge rxi_lclk)\n     if (wr_write_rlc)\n       fifo_mem[wr_addr_rlc[FAD-1:0]] <= rxi_assembled_tran_rlc[14*LW-1:0];\n   \n   //# Read (for dispatch)\n   assign fifo_tran_out[14*LW-1:0] = fifo_mem[rd_addr[FAD-1:0]];\n\n   //#####################################\n"]], "Diff Content": {"Delete": [[2224, "   assign fifo_tran_out[14*LW-1:0] = fifo_mem[rd_addr[FAD-1:0]];\n"]], "Add": [[2224, "   /*AUTOINPUT*/\n"], [2224, "   /*AUTOWIRE*/\n"]]}}