-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of padframe
--
-- Generated
--  by:  wig
--  on:  Wed Aug  6 13:50:14 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: padframe-struct-a.vhd,v 1.1 2004/04/06 11:15:50 wig Exp $
-- $Date: 2004/04/06 11:15:50 $
-- $Log: padframe-struct-a.vhd,v $
-- Revision 1.1  2004/04/06 11:15:50  wig
-- Adding result/bugver
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.22 2003/07/23 13:34:40 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.14 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of padframe
--
architecture struct of padframe is 
	--
	-- Components
	--

	-- Generated Components
	component pads_eastnord	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity pads_eastnord
			ramd_i	: in	std_ulogic_vector(31 downto 0);
			ramd_i2	: in	std_ulogic_vector(31 downto 0);
			ramd_o	: out	std_ulogic_vector(31 downto 0);
			ramd_o2	: out	std_ulogic_vector(31 downto 0);
			ramd_o3	: out	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity pads_eastnord
		);
	end component;
	-- ---------

	component pads_eastsouth	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity pads_eastsouth
			ramd_i	: in	std_ulogic_vector(31 downto 0);
			ramd_i2	: in	std_ulogic_vector(31 downto 0);
			ramd_o	: out	std_ulogic_vector(31 downto 0);
			ramd_o2	: out	std_ulogic_vector(31 downto 0);
			ramd_o3	: out	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity pads_eastsouth
		);
	end component;
	-- ---------

	component pads_nordeast	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component pads_nordwest	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component pads_southeast	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component pads_southwest	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component pads_westnord	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component pads_westsouth	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	mix_logic0	: std_ulogic; 
			signal	mix_logic0_bus	: std_ulogic_vector(31 downto 0); 
			signal	mm_ramd	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	mm_ramd2	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	mm_ramd3	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--


	-- Generated Constant Declarations


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			mix_logic0 <= '0';
			mix_logic0_bus <= ( others => '0' );
			ramd_o <= mm_ramd;  -- __I_O_BUS_PORT
			ramd_o2 <= mm_ramd2;  -- __I_O_BUS_PORT
			ramd_o3 <= mm_ramd3;  -- __I_O_BUS_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for i_pads_en
		i_pads_en: pads_eastnord
		port map (
			ramd_i(0) => mix_logic0,
			ramd_i(1) => mix_logic0(1),
			ramd_i(10) => mix_logic0(10),
			ramd_i(11) => ramd_i(11),
			ramd_i(12) => ramd_i(12),
			ramd_i(13) => ramd_i(13),
			ramd_i(14) => ramd_i(14),
			ramd_i(15) => ramd_i(15),
			ramd_i(16) => mix_logic0,
			ramd_i(17) => mix_logic0(1),
			ramd_i(18) => mix_logic0(2),
			ramd_i(19) => mix_logic0(3),
			ramd_i(2) => mix_logic0(2),
			ramd_i(20) => mix_logic0(4),
			ramd_i(21) => mix_logic0(5),
			ramd_i(22) => mix_logic0(6),
			ramd_i(23) => mix_logic0(7),
			ramd_i(24) => ramd_i(24),
			ramd_i(25) => ramd_i(25),
			ramd_i(26) => ramd_i(26),
			ramd_i(27) => ramd_i(27),
			ramd_i(28) => ramd_i(28),
			ramd_i(29) => ramd_i(29),
			ramd_i(3) => mix_logic0(3),
			ramd_i(30) => ramd_i(30),
			ramd_i(31) => ramd_i(31),
			ramd_i(4) => mix_logic0(4),
			ramd_i(5) => mix_logic0(5),
			ramd_i(6) => mix_logic0(6),
			ramd_i(7) => mix_logic0(7),
			ramd_i(8) => mix_logic0(8),
			ramd_i(9) => mix_logic0(9),
			ramd_i2(0) => mix_logic0_bus(0),
			ramd_i2(1) => mix_logic0_bus(1),
			ramd_i2(10) => mix_logic0_bus(10),
			ramd_i2(11) => ramd_i2(11),
			ramd_i2(12) => ramd_i2(12),
			ramd_i2(13) => ramd_i2(13),
			ramd_i2(14) => ramd_i2(14),
			ramd_i2(15) => ramd_i2(15),
			ramd_i2(16) => mix_logic0_bus(0),
			ramd_i2(17) => mix_logic0_bus(1),
			ramd_i2(18) => mix_logic0_bus(2),
			ramd_i2(19) => mix_logic0_bus(3),
			ramd_i2(2) => mix_logic0_bus(2),
			ramd_i2(20) => mix_logic0_bus(4),
			ramd_i2(21) => mix_logic0_bus(5),
			ramd_i2(22) => mix_logic0_bus(6),
			ramd_i2(23) => mix_logic0_bus(7),
			ramd_i2(24) => ramd_i2(24),
			ramd_i2(25) => ramd_i2(25),
			ramd_i2(26) => ramd_i2(26),
			ramd_i2(27) => ramd_i2(27),
			ramd_i2(28) => ramd_i2(28),
			ramd_i2(29) => ramd_i2(29),
			ramd_i2(3) => mix_logic0_bus(3),
			ramd_i2(30) => ramd_i2(30),
			ramd_i2(31) => ramd_i2(31),
			ramd_i2(4) => mix_logic0_bus(4),
			ramd_i2(5) => mix_logic0_bus(5),
			ramd_i2(6) => mix_logic0_bus(6),
			ramd_i2(7) => mix_logic0_bus(7),
			ramd_i2(8) => mix_logic0_bus(8),
			ramd_i2(9) => mix_logic0_bus(9),
			ramd_o(0) => open,
			ramd_o(1) => open,
			ramd_o(10) => open,
			ramd_o(11) => ramd_o(11),
			ramd_o(12) => ramd_o(12),
			ramd_o(13) => ramd_o(13),
			ramd_o(14) => ramd_o(14),
			ramd_o(15) => ramd_o(15),
			ramd_o(16) => open,
			ramd_o(17) => open,
			ramd_o(18) => open,
			ramd_o(19) => open,
			ramd_o(2) => open,
			ramd_o(20 downto 0) => mm_ramd(31 downto 11),
			ramd_o(20) => open,
			ramd_o(21) => open,
			ramd_o(22) => open,
			ramd_o(23) => open,
			ramd_o(24) => ramd_o(24),
			ramd_o(25) => ramd_o(25),
			ramd_o(26) => ramd_o(26),
			ramd_o(27) => ramd_o(27),
			ramd_o(28) => ramd_o(28),
			ramd_o(29) => ramd_o(29),
			ramd_o(3) => open,
			ramd_o(30) => ramd_o(30),
			ramd_o(31) => ramd_o(31),
			ramd_o(4) => open,
			ramd_o(5) => open,
			ramd_o(6) => open,
			ramd_o(7) => open,
			ramd_o(8) => open,
			ramd_o(9) => open,
			ramd_o2 => mm_ramd2,
			ramd_o2(0) => open,
			ramd_o2(1) => open,
			ramd_o2(10) => open,
			ramd_o2(11) => ramd_o2(11),
			ramd_o2(12) => ramd_o2(12),
			ramd_o2(13) => ramd_o2(13),
			ramd_o2(14) => ramd_o2(14),
			ramd_o2(15) => ramd_o2(15),
			ramd_o2(16) => open,
			ramd_o2(17) => open,
			ramd_o2(18) => open,
			ramd_o2(19) => open,
			ramd_o2(2) => open,
			ramd_o2(20) => open,
			ramd_o2(21) => open,
			ramd_o2(22) => open,
			ramd_o2(23) => open,
			ramd_o2(24) => ramd_o2(24),
			ramd_o2(25) => ramd_o2(25),
			ramd_o2(26) => ramd_o2(26),
			ramd_o2(27) => ramd_o2(27),
			ramd_o2(28) => ramd_o2(28),
			ramd_o2(29) => ramd_o2(29),
			ramd_o2(3) => open,
			ramd_o2(30) => ramd_o2(30),
			ramd_o2(31) => ramd_o2(31),
			ramd_o2(4) => open,
			ramd_o2(5) => open,
			ramd_o2(6) => open,
			ramd_o2(7) => open,
			ramd_o2(8) => open,
			ramd_o2(9) => open,
			ramd_o3 => mm_ramd3
		);
		-- End of Generated Instance Port Map for i_pads_en

		-- Generated Instance Port Map for i_pads_es
		i_pads_es: pads_eastsouth
		port map (
			ramd_i(0) => ramd_i(0),
			ramd_i(1) => ramd_i(1),
			ramd_i(10) => ramd_i(10),
			ramd_i(11) => mix_logic0,
			ramd_i(12) => mix_logic0(1),
			ramd_i(13) => mix_logic0(2),
			ramd_i(14) => mix_logic0(3),
			ramd_i(15) => mix_logic0(4),
			ramd_i(16) => ramd_i(16),
			ramd_i(17) => ramd_i(17),
			ramd_i(18) => ramd_i(18),
			ramd_i(19) => ramd_i(19),
			ramd_i(2) => ramd_i(2),
			ramd_i(20) => ramd_i(20),
			ramd_i(21) => ramd_i(21),
			ramd_i(22) => ramd_i(22),
			ramd_i(23) => ramd_i(23),
			ramd_i(24) => mix_logic0,
			ramd_i(25) => mix_logic0(1),
			ramd_i(26) => mix_logic0(2),
			ramd_i(27) => mix_logic0(3),
			ramd_i(28) => mix_logic0(4),
			ramd_i(29) => mix_logic0(5),
			ramd_i(3) => ramd_i(3),
			ramd_i(30) => mix_logic0(6),
			ramd_i(31) => mix_logic0(7),
			ramd_i(4) => ramd_i(4),
			ramd_i(5) => ramd_i(5),
			ramd_i(6) => ramd_i(6),
			ramd_i(7) => ramd_i(7),
			ramd_i(8) => ramd_i(8),
			ramd_i(9) => ramd_i(9),
			ramd_i2(0) => ramd_i2(0),
			ramd_i2(1) => ramd_i2(1),
			ramd_i2(10) => ramd_i2(10),
			ramd_i2(11) => mix_logic0_bus(0),
			ramd_i2(12) => mix_logic0_bus(1),
			ramd_i2(13) => mix_logic0_bus(2),
			ramd_i2(14) => mix_logic0_bus(3),
			ramd_i2(15) => mix_logic0_bus(4),
			ramd_i2(16) => ramd_i2(16),
			ramd_i2(17) => ramd_i2(17),
			ramd_i2(18) => ramd_i2(18),
			ramd_i2(19) => ramd_i2(19),
			ramd_i2(2) => ramd_i2(2),
			ramd_i2(20) => ramd_i2(20),
			ramd_i2(21) => ramd_i2(21),
			ramd_i2(22) => ramd_i2(22),
			ramd_i2(23) => ramd_i2(23),
			ramd_i2(24) => mix_logic0_bus(0),
			ramd_i2(25) => mix_logic0_bus(1),
			ramd_i2(26) => mix_logic0_bus(2),
			ramd_i2(27) => mix_logic0_bus(3),
			ramd_i2(28) => mix_logic0_bus(4),
			ramd_i2(29) => mix_logic0_bus(5),
			ramd_i2(3) => ramd_i2(3),
			ramd_i2(30) => mix_logic0_bus(6),
			ramd_i2(31) => mix_logic0_bus(7),
			ramd_i2(4) => ramd_i2(4),
			ramd_i2(5) => ramd_i2(5),
			ramd_i2(6) => ramd_i2(6),
			ramd_i2(7) => ramd_i2(7),
			ramd_i2(8) => ramd_i2(8),
			ramd_i2(9) => ramd_i2(9),
			ramd_o(0) => ramd_o(0),
			ramd_o(1) => ramd_o(1),
			ramd_o(10 downto 0) => mm_ramd(10 downto 0),
			ramd_o(10) => ramd_o(10),
			ramd_o(11) => open,
			ramd_o(12) => open,
			ramd_o(13) => open,
			ramd_o(14) => open,
			ramd_o(15) => open,
			ramd_o(16) => ramd_o(16),
			ramd_o(17) => ramd_o(17),
			ramd_o(18) => ramd_o(18),
			ramd_o(19) => ramd_o(19),
			ramd_o(2) => ramd_o(2),
			ramd_o(20) => ramd_o(20),
			ramd_o(21) => ramd_o(21),
			ramd_o(22) => ramd_o(22),
			ramd_o(23) => ramd_o(23),
			ramd_o(24) => open,
			ramd_o(25) => open,
			ramd_o(26) => open,
			ramd_o(27) => open,
			ramd_o(28) => open,
			ramd_o(29) => open,
			ramd_o(3) => ramd_o(3),
			ramd_o(30) => open,
			ramd_o(31) => open,
			ramd_o(4) => ramd_o(4),
			ramd_o(5) => ramd_o(5),
			ramd_o(6) => ramd_o(6),
			ramd_o(7) => ramd_o(7),
			ramd_o(8) => ramd_o(8),
			ramd_o(9) => ramd_o(9),
			ramd_o2(0) => ramd_o2(0),
			ramd_o2(1) => ramd_o2(1),
			ramd_o2(10 downto 0) => mm_ramd2(10 downto 0),
			ramd_o2(10) => ramd_o2(10),
			ramd_o2(11) => open,
			ramd_o2(12) => open,
			ramd_o2(13) => open,
			ramd_o2(14) => open,
			ramd_o2(15) => open,
			ramd_o2(16) => ramd_o2(16),
			ramd_o2(17) => ramd_o2(17),
			ramd_o2(18) => ramd_o2(18),
			ramd_o2(19) => ramd_o2(19),
			ramd_o2(2) => ramd_o2(2),
			ramd_o2(20) => ramd_o2(20),
			ramd_o2(21) => ramd_o2(21),
			ramd_o2(22) => ramd_o2(22),
			ramd_o2(23) => ramd_o2(23),
			ramd_o2(24) => open,
			ramd_o2(25) => open,
			ramd_o2(26) => open,
			ramd_o2(27) => open,
			ramd_o2(28) => open,
			ramd_o2(29) => open,
			ramd_o2(3) => ramd_o2(3),
			ramd_o2(30) => open,
			ramd_o2(31) => open,
			ramd_o2(4) => ramd_o2(4),
			ramd_o2(5) => ramd_o2(5),
			ramd_o2(6) => ramd_o2(6),
			ramd_o2(7) => ramd_o2(7),
			ramd_o2(8) => ramd_o2(8),
			ramd_o2(9) => ramd_o2(9),
			ramd_o3 => mm_ramd3
		);
		-- End of Generated Instance Port Map for i_pads_es

		-- Generated Instance Port Map for i_pads_ne
		i_pads_ne: pads_nordeast
		;
		-- End of Generated Instance Port Map for i_pads_ne

		-- Generated Instance Port Map for i_pads_nw
		i_pads_nw: pads_nordwest
		;
		-- End of Generated Instance Port Map for i_pads_nw

		-- Generated Instance Port Map for i_pads_se
		i_pads_se: pads_southeast
		;
		-- End of Generated Instance Port Map for i_pads_se

		-- Generated Instance Port Map for i_pads_sw
		i_pads_sw: pads_southwest
		;
		-- End of Generated Instance Port Map for i_pads_sw

		-- Generated Instance Port Map for i_pads_wn
		i_pads_wn: pads_westnord
		;
		-- End of Generated Instance Port Map for i_pads_wn

		-- Generated Instance Port Map for i_pads_ws
		i_pads_ws: pads_westsouth
		;
		-- End of Generated Instance Port Map for i_pads_ws



end struct;

--
--!End of Architecture/s
-- --------------------------------------------------------------
