TimeQuest Timing Analyzer report for DE0_NANO
Mon Mar 21 17:00:25 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Summary
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 61. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Propagation Delay
 75. Minimum Propagation Delay
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Slow 1200mV 0C Model Metastability Summary
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 89. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 91. Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 97. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 99. Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Removal: 'CLOCK_50'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Propagation Delay
111. Minimum Propagation Delay
112. Output Enable Times
113. Minimum Output Enable Times
114. Output Disable Times
115. Minimum Output Disable Times
116. Fast 1200mV 0C Model Metastability Summary
117. Multicorner Timing Analysis Summary
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Propagation Delay
123. Minimum Propagation Delay
124. Board Trace Model Assignments
125. Input Transition Times
126. Signal Integrity Metrics (Slow 1200mv 0c Model)
127. Signal Integrity Metrics (Slow 1200mv 85c Model)
128. Signal Integrity Metrics (Fast 1200mv 0c Model)
129. Setup Transfers
130. Hold Transfers
131. Recovery Transfers
132. Removal Transfers
133. Report TCCS
134. Report RSKM
135. Unconstrained Paths
136. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  40.0%      ;
;     Processor 3            ;  10.0%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Mar 21 17:00:16 2016 ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc            ; OK     ; Mon Mar 21 17:00:16 2016 ;
; DE0_NANO.SDC                                              ; OK     ; Mon Mar 21 17:00:16 2016 ;
+-----------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 39.47 MHz ; 39.47 MHz       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 46.04 MHz ; 46.04 MHz       ; CLOCK_50                                                 ;      ;
; 72.99 MHz ; 72.99 MHz       ; altera_reserved_tck                                      ;      ;
; 191.9 MHz ; 191.9 MHz       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.783 ; -706.114      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.792 ; -135.815      ;
; CLOCK_50                                                 ; -1.720 ; -47.931       ;
; altera_reserved_tck                                      ; 43.150 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.297 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.305 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
; altera_reserved_tck                                      ; 0.358 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.399 ; -343.356      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.921 ; -5.796        ;
; CLOCK_50                                                 ; 14.722 ; 0.000         ;
; altera_reserved_tck                                      ; 47.829 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.282 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.434 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.614 ; 0.000         ;
; CLOCK_50                                                 ; 2.038 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.741  ; 0.000         ;
; CLOCK_50                                                 ; 9.443  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.884 ; 0.000         ;
; altera_reserved_tck                                      ; 49.494 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -7.783 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 6.813      ;
; -7.743 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.556     ; 6.781      ;
; -7.732 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.764      ;
; -7.714 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.748      ;
; -7.682 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.714      ;
; -7.676 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.559     ; 6.711      ;
; -7.642 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 6.682      ;
; -7.639 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.671      ;
; -7.636 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.551     ; 6.679      ;
; -7.635 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.667      ;
; -7.631 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.665      ;
; -7.630 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.559     ; 6.665      ;
; -7.625 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.557     ; 6.662      ;
; -7.613 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.649      ;
; -7.607 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.555     ; 6.646      ;
; -7.599 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 6.639      ;
; -7.595 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 6.635      ;
; -7.592 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.624      ;
; -7.590 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.551     ; 6.633      ;
; -7.588 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.622      ;
; -7.584 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.618      ;
; -7.581 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.613      ;
; -7.579 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.557     ; 6.616      ;
; -7.579 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.561     ; 6.612      ;
; -7.570 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.606      ;
; -7.566 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.602      ;
; -7.565 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.599      ;
; -7.561 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.559     ; 6.596      ;
; -7.561 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.555     ; 6.600      ;
; -7.552 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 6.592      ;
; -7.546 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.578      ;
; -7.541 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 6.581      ;
; -7.541 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.575      ;
; -7.539 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.561     ; 6.572      ;
; -7.539 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.553     ; 6.580      ;
; -7.537 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.571      ;
; -7.534 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a4~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.549     ; 6.579      ;
; -7.534 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.566      ;
; -7.533 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.567      ;
; -7.530 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.564      ;
; -7.528 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.559     ; 6.563      ;
; -7.526 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.560      ;
; -7.525 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 6.567      ;
; -7.523 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 6.553      ;
; -7.523 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.559      ;
; -7.521 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.551     ; 6.564      ;
; -7.516 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.550      ;
; -7.514 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.550      ;
; -7.514 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.546      ;
; -7.513 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.559     ; 6.548      ;
; -7.512 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.548      ;
; -7.510 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.557     ; 6.547      ;
; -7.510 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.557     ; 6.547      ;
; -7.506 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 6.546      ;
; -7.502 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10~porta_address_reg0       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.549     ; 6.547      ;
; -7.501 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.561     ; 6.534      ;
; -7.499 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.553     ; 6.540      ;
; -7.498 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.530      ;
; -7.497 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a0~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.533      ;
; -7.497 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 6.539      ;
; -7.496 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.556     ; 6.534      ;
; -7.495 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.529      ;
; -7.494 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 6.534      ;
; -7.493 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 6.535      ;
; -7.492 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.555     ; 6.531      ;
; -7.490 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[12] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.561     ; 6.523      ;
; -7.489 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.559     ; 6.524      ;
; -7.488 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.559     ; 6.523      ;
; -7.486 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 6.528      ;
; -7.486 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.522      ;
; -7.483 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.556     ; 6.521      ;
; -7.483 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line6[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.559     ; 6.518      ;
; -7.483 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.517      ;
; -7.482 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.518      ;
; -7.477 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.513      ;
; -7.477 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.511      ;
; -7.476 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 6.518      ;
; -7.475 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.511      ;
; -7.474 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 6.514      ;
; -7.473 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.561     ; 6.506      ;
; -7.473 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.551     ; 6.516      ;
; -7.472 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 6.504      ;
; -7.470 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.557     ; 6.507      ;
; -7.468 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.556     ; 6.506      ;
; -7.465 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.501      ;
; -7.465 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.501      ;
; -7.464 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.556     ; 6.502      ;
; -7.463 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.497      ;
; -7.462 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.557     ; 6.499      ;
; -7.461 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.553     ; 6.502      ;
; -7.458 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 6.485      ;
; -7.458 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.554     ; 6.498      ;
; -7.457 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.556     ; 6.495      ;
; -7.454 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a49~porta_address_reg0       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.557     ; 6.491      ;
; -7.454 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.488      ;
; -7.450 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[12] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.553     ; 6.491      ;
; -7.450 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.559     ; 6.485      ;
; -7.447 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.556     ; 6.485      ;
; -7.447 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.560     ; 6.481      ;
; -7.445 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 6.481      ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.792 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.864     ; 3.097      ;
; -3.408 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.513     ; 3.064      ;
; -3.408 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.513     ; 3.064      ;
; -3.408 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.513     ; 3.064      ;
; -3.408 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.513     ; 3.064      ;
; -3.408 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.513     ; 3.064      ;
; -3.408 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.513     ; 3.064      ;
; -3.408 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.513     ; 3.064      ;
; -3.408 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.513     ; 3.064      ;
; -3.371 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.675      ;
; -3.371 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.675      ;
; -3.371 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.675      ;
; -3.371 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.675      ;
; -3.371 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.675      ;
; -3.371 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.675      ;
; -3.371 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.675      ;
; -3.371 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.675      ;
; -3.151 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.455      ;
; -3.151 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.455      ;
; -3.151 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.865     ; 2.455      ;
; -3.128 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 2.431      ;
; -3.128 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 2.431      ;
; -3.128 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 2.431      ;
; -3.128 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 2.431      ;
; -3.128 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 2.431      ;
; -3.128 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 2.431      ;
; -3.128 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 2.431      ;
; -2.852 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.479      ;
; -2.841 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.541     ; 2.469      ;
; -2.841 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.541     ; 2.469      ;
; -2.841 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.541     ; 2.469      ;
; -2.841 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.541     ; 2.469      ;
; -2.841 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.541     ; 2.469      ;
; -2.841 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.541     ; 2.469      ;
; -2.785 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.540     ; 2.414      ;
; -2.785 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.540     ; 2.414      ;
; -2.785 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.540     ; 2.414      ;
; -2.785 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.540     ; 2.414      ;
; -2.785 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.540     ; 2.414      ;
; -2.726 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 2.032      ;
; -2.726 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 2.032      ;
; -2.726 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 2.032      ;
; -2.346 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.652      ;
; -2.095 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 1.752      ;
; 1.672  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.947      ;
; 1.672  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.947      ;
; 1.672  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.947      ;
; 1.695  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.923      ;
; 1.695  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.923      ;
; 1.695  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.923      ;
; 1.695  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.923      ;
; 1.695  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.923      ;
; 1.695  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.923      ;
; 1.695  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.923      ;
; 1.971  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 5.971      ;
; 1.995  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[3]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.002     ; 5.948      ;
; 1.995  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.002     ; 5.948      ;
; 1.995  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.002     ; 5.948      ;
; 1.995  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.002     ; 5.948      ;
; 1.995  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.002     ; 5.948      ;
; 1.995  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.002     ; 5.948      ;
; 2.018  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.615      ;
; 2.018  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.615      ;
; 2.018  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.615      ;
; 2.041  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.591      ;
; 2.041  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.591      ;
; 2.041  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.591      ;
; 2.041  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.591      ;
; 2.041  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.591      ;
; 2.041  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.591      ;
; 2.041  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.591      ;
; 2.050  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[1]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.001     ; 5.894      ;
; 2.050  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.001     ; 5.894      ;
; 2.050  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.001     ; 5.894      ;
; 2.050  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.001     ; 5.894      ;
; 2.050  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.001     ; 5.894      ;
; 2.108  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.513      ;
; 2.108  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.513      ;
; 2.108  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.513      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.495      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.495      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.495      ;
; 2.144  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.489      ;
; 2.144  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.489      ;
; 2.144  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.489      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.471      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.471      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.471      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.471      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.471      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.471      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.471      ;
; 2.167  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.465      ;
; 2.167  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.465      ;
; 2.167  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.465      ;
; 2.167  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.465      ;
; 2.167  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.465      ;
; 2.167  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.465      ;
; 2.167  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.465      ;
; 2.281  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.352      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.720 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.290      ; 22.005     ;
; -1.674 ; mtl_controller:mtl_controller_inst|Case_Reg[4]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.570      ;
; -1.665 ; mtl_controller:mtl_controller_inst|Case_Reg[10]        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.561      ;
; -1.580 ; mtl_controller:mtl_controller_inst|Case_Reg[11]        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.476      ;
; -1.579 ; mtl_controller:mtl_controller_inst|Case_Reg[2]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.475      ;
; -1.566 ; mtl_controller:mtl_controller_inst|Case_Reg[5]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.462      ;
; -1.549 ; mtl_controller:mtl_controller_inst|Case_Reg[9]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.445      ;
; -1.548 ; mtl_controller:mtl_controller_inst|counter[6]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.455      ;
; -1.544 ; mtl_controller:mtl_controller_inst|Case_Reg[0]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.440      ;
; -1.541 ; mtl_controller:mtl_controller_inst|Case_Reg[7]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.437      ;
; -1.537 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.290      ; 21.822     ;
; -1.528 ; mtl_controller:mtl_controller_inst|Case_Reg[6]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.424      ;
; -1.522 ; mtl_controller:mtl_controller_inst|Case_Reg[1]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.418      ;
; -1.513 ; mtl_controller:mtl_controller_inst|Case_Reg[3]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.409      ;
; -1.508 ; mtl_controller:mtl_controller_inst|Case_Reg[8]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.404      ;
; -1.452 ; mtl_controller:mtl_controller_inst|counter[20]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.357      ;
; -1.445 ; mtl_controller:mtl_controller_inst|counter[27]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[27] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.352      ;
; -1.440 ; mtl_controller:mtl_controller_inst|counter[13]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.347      ;
; -1.419 ; mtl_controller:mtl_controller_inst|counter[30]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[30] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.326      ;
; -1.418 ; mtl_controller:mtl_controller_inst|counter[2]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.325      ;
; -1.405 ; mtl_controller:mtl_controller_inst|counter[26]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[26] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.312      ;
; -1.402 ; mtl_controller:mtl_controller_inst|counter[14]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.307      ;
; -1.401 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.290      ; 21.686     ;
; -1.401 ; mtl_controller:mtl_controller_inst|counter[3]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.308      ;
; -1.400 ; mtl_controller:mtl_controller_inst|counter[17]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.377      ; 3.309      ;
; -1.399 ; mtl_controller:mtl_controller_inst|counter[31]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[31] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.306      ;
; -1.398 ; mtl_controller:mtl_controller_inst|counter[4]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.305      ;
; -1.393 ; mtl_controller:mtl_controller_inst|counter[1]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.300      ;
; -1.385 ; mtl_controller:mtl_controller_inst|counter[25]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[25] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.292      ;
; -1.382 ; mtl_controller:mtl_controller_inst|counter[15]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.376      ; 3.290      ;
; -1.380 ; mtl_controller:mtl_controller_inst|counter[8]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.287      ;
; -1.370 ; mtl_controller:mtl_controller_inst|counter[23]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.277      ;
; -1.370 ; mtl_controller:mtl_controller_inst|counter[0]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.376      ; 3.278      ;
; -1.365 ; mtl_controller:mtl_controller_inst|counter[24]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[24] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.270      ;
; -1.361 ; mtl_controller:mtl_controller_inst|counter[7]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.379      ; 3.272      ;
; -1.360 ; mtl_controller:mtl_controller_inst|counter[18]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.374      ; 3.266      ;
; -1.351 ; mtl_controller:mtl_controller_inst|counter[28]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[28] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.375      ; 3.258      ;
; -1.339 ; mtl_controller:mtl_controller_inst|counter[22]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.244      ;
; -1.334 ; mtl_controller:mtl_controller_inst|counter[19]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.374      ; 3.240      ;
; -1.315 ; mtl_controller:mtl_controller_inst|counter[21]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.374      ; 3.221      ;
; -1.315 ; mtl_controller:mtl_controller_inst|counter[5]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.379      ; 3.226      ;
; -1.277 ; mtl_controller:mtl_controller_inst|counter[11]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.377      ; 3.186      ;
; -1.268 ; mtl_controller:mtl_controller_inst|counter[10]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.173      ;
; -1.249 ; mtl_controller:mtl_controller_inst|counter[12]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.154      ;
; -1.242 ; mtl_controller:mtl_controller_inst|counter[16]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.147      ;
; -1.236 ; mtl_controller:mtl_controller_inst|counter[29]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[29] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.141      ;
; -1.230 ; mtl_controller:mtl_controller_inst|counter[9]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.135      ;
; -0.888 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 21.171     ;
; -0.705 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 20.988     ;
; -0.569 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 20.852     ;
; 0.060  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.290      ; 20.225     ;
; 0.892  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 19.391     ;
; 1.051  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.291      ; 19.235     ;
; 1.234  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.291      ; 19.052     ;
; 1.370  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.291      ; 18.916     ;
; 1.644  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.287      ; 18.638     ;
; 2.476  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.285      ; 17.804     ;
; 2.684  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 17.599     ;
; 2.831  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.291      ; 17.455     ;
; 2.867  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 17.416     ;
; 3.003  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 17.280     ;
; 3.912  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.287      ; 16.370     ;
; 4.415  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 15.868     ;
; 4.464  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 15.819     ;
; 4.551  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 15.732     ;
; 4.734  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 15.549     ;
; 4.744  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.285      ; 15.536     ;
; 4.870  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 15.413     ;
; 5.104  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.080     ; 14.811     ;
; 5.936  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.082     ; 13.977     ;
; 6.048  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.285      ; 14.232     ;
; 6.185  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 14.098     ;
; 6.331  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 13.952     ;
; 6.368  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 13.915     ;
; 6.504  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 13.779     ;
; 6.683  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.288      ; 13.600     ;
; 6.685  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.247     ;
; 6.685  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.247     ;
; 6.685  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.247     ;
; 6.685  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.247     ;
; 6.685  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.247     ;
; 6.685  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.247     ;
; 6.821  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[3]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.062     ; 13.112     ;
; 6.821  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[3]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.062     ; 13.112     ;
; 6.821  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[3]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.062     ; 13.112     ;
; 6.853  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[7]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.079     ;
; 6.853  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[7]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.079     ;
; 6.853  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[7]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.079     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[23]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[31]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                          ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                          ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[25]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[28]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[23]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[31]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
; 6.920  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                          ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.063     ; 13.012     ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.150 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 7.028      ;
; 43.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 6.983      ;
; 43.230 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.952      ;
; 43.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 6.868      ;
; 43.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.763      ;
; 43.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.760      ;
; 43.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 6.448      ;
; 43.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 6.290      ;
; 43.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 6.224      ;
; 44.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 6.061      ;
; 44.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 6.057      ;
; 44.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.993      ;
; 44.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.933      ;
; 44.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 5.763      ;
; 44.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 5.541      ;
; 44.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.467      ;
; 44.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 5.395      ;
; 44.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 5.365      ;
; 44.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 5.315      ;
; 45.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.117      ;
; 46.430 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 3.769      ;
; 46.586 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.615      ;
; 46.803 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.386      ;
; 47.039 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.156      ;
; 47.088 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.116      ;
; 47.119 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.070      ;
; 47.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.943      ;
; 47.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.926      ;
; 47.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.897      ;
; 47.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.823      ;
; 47.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.701      ;
; 47.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.694      ;
; 47.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 2.652      ;
; 47.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.678      ;
; 47.559 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 2.609      ;
; 47.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.531      ;
; 47.791 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.398      ;
; 47.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.263      ;
; 48.138 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.059      ;
; 48.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.494      ;
; 49.111 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.077      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.471      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.471      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.471      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.471      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.471      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.471      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.471      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.471      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.471      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.419      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.419      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.419      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.419      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.419      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.419      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.419      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.419      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.419      ;
; 94.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.234      ;
; 94.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.189      ;
; 94.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.158      ;
; 94.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.086      ;
; 94.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.083      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.089      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.089      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.089      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.089      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.089      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.089      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.089      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.089      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.089      ;
; 94.855 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.074      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.041      ;
; 94.891 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.038      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.010      ;
; 94.908 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.007      ;
; 94.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.975      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.968      ;
; 94.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.967      ;
; 94.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.966      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.969      ;
; 94.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.961      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.966      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.954      ;
; 94.965 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.953      ;
; 94.966 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.952      ;
; 94.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.950      ;
; 94.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.946      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.946      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.946      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.945      ;
; 94.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.944      ;
; 94.978 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.940      ;
; 94.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.937      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.937      ;
; 94.985 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.933      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.926      ;
; 95.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.912      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.866      ;
; 0.297 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[0]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.867      ;
; 0.299 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.869      ;
; 0.300 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.872      ;
; 0.302 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.874      ;
; 0.303 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.875      ;
; 0.304 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.874      ;
; 0.308 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.880      ;
; 0.308 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.872      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.877      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.882      ;
; 0.313 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.883      ;
; 0.313 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.878      ;
; 0.314 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.884      ;
; 0.314 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dst_regnum_from_M[0]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.879      ;
; 0.318 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.890      ;
; 0.318 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.890      ;
; 0.320 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.891      ;
; 0.321 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.886      ;
; 0.322 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.898      ;
; 0.323 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.892      ;
; 0.323 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[17]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.894      ;
; 0.324 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.889      ;
; 0.324 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.894      ;
; 0.326 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.896      ;
; 0.328 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[6]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.903      ;
; 0.330 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.905      ;
; 0.331 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.903      ;
; 0.332 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.907      ;
; 0.332 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[13]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.908      ;
; 0.332 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.896      ;
; 0.333 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[8]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.905      ;
; 0.334 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.899      ;
; 0.334 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.899      ;
; 0.334 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.909      ;
; 0.335 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|writedata[5]                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.906      ;
; 0.336 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.902      ;
; 0.336 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.908      ;
; 0.336 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.912      ;
; 0.336 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.900      ;
; 0.337 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.901      ;
; 0.338 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.904      ;
; 0.338 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.902      ;
; 0.339 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[11]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.910      ;
; 0.339 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[16]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.910      ;
; 0.341 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.909      ;
; 0.341 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.905      ;
; 0.342 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.908      ;
; 0.343 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.914      ;
; 0.344 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.910      ;
; 0.344 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.908      ;
; 0.346 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.916      ;
; 0.348 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                  ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.580      ;
; 0.352 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.917      ;
; 0.353 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.925      ;
; 0.357 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                              ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                            ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_read~reg0                                                                                                                                                              ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|i_read~reg0                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                              ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                           ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:turn_s1_translator|wait_latency_counter[1]                                                                    ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:turn_s1_translator|wait_latency_counter[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[1]                                                                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[0]                                                                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|wait_latency_counter[1]                                                               ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|wait_latency_counter[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                    ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                    ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator|wait_latency_counter[1]                                                                 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator|wait_latency_counter[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][61]                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][101]                                                                                      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][79]                                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.305 ; sdram_control:sdram_control_inst|mDATAOUT[6]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.874      ;
; 0.312 ; sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.881      ;
; 0.317 ; sdram_control:sdram_control_inst|mDATAOUT[4]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.886      ;
; 0.327 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.891      ;
; 0.327 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.891      ;
; 0.334 ; sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.903      ;
; 0.335 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.899      ;
; 0.335 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.899      ;
; 0.343 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.346 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.357 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.928      ;
; 0.370 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.590      ;
; 0.371 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.935      ;
; 0.371 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                           ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                            ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                            ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                            ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.596      ;
; 0.377 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.380 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.383 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.617      ;
; 0.385 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.889      ;
; 0.389 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.609      ;
; 0.390 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.625      ;
; 0.391 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.625      ;
; 0.393 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.614      ;
; 0.398 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.900      ;
; 0.399 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.619      ;
; 0.400 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.402 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.623      ;
; 0.409 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.628      ;
; 0.410 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.630      ;
; 0.411 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.631      ;
; 0.415 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.635      ;
; 0.415 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.917      ;
; 0.417 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.637      ;
; 0.417 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.637      ;
; 0.418 ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.637      ;
; 0.421 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.923      ;
; 0.423 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.643      ;
; 0.423 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.643      ;
; 0.425 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.645      ;
; 0.428 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.648      ;
; 0.429 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.648      ;
; 0.430 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.932      ;
; 0.431 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.650      ;
; 0.434 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.653      ;
; 0.443 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.945      ;
; 0.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.039      ;
; 0.473 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.693      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.357 ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                    ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_controller_inst|newTouch                                                                                                                                                          ; mtl_controller:mtl_controller_inst|newTouch                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.373 ; mtl_controller:mtl_controller_inst|read_green[2]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mtl_controller:mtl_controller_inst|read_green[0]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                               ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; mtl_controller:mtl_controller_inst|read_green[6]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mtl_controller:mtl_controller_inst|read_green[4]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.390 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.465 ; mtl_controller:mtl_controller_inst|read_blue[3]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.698      ;
; 0.465 ; mtl_controller:mtl_controller_inst|read_red[6]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.698      ;
; 0.496 ; mtl_controller:mtl_controller_inst|read_red[3]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.729      ;
; 0.516 ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|address_reg_a[1]           ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|out_address_reg_a[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.737      ;
; 0.518 ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.530 ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.750      ;
; 0.559 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.563 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.568 ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.786      ;
; 0.569 ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; mtl_controller:mtl_controller_inst|counter[31]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[31]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; mtl_controller:mtl_controller_inst|counter[25]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[25]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; mtl_controller:mtl_controller_inst|counter[23]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[23]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; mtl_controller:mtl_controller_inst|counter[9]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[9]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; mtl_controller:mtl_controller_inst|counter[7]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[7]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; mtl_controller:mtl_controller_inst|counter[26]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[26]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; mtl_controller:mtl_controller_inst|counter[24]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[24]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; mtl_controller:mtl_controller_inst|counter[10]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[10]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; mtl_controller:mtl_controller_inst|counter[8]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.580 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.800      ;
; 0.592 ; mtl_controller:mtl_controller_inst|counter[0]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[0]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.594 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.813      ;
; 0.604 ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.623 ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.843      ;
; 0.629 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.849      ;
; 0.650 ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.868      ;
; 0.667 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.899      ;
; 0.701 ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.265     ; 0.593      ;
; 0.702 ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.265     ; 0.594      ;
; 0.711 ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.931      ;
; 0.719 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.939      ;
; 0.737 ; mtl_controller:mtl_controller_inst|read_red[7]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.970      ;
; 0.741 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.961      ;
; 0.771 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.833 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.053      ;
; 0.833 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.842 ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.062      ;
; 0.844 ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|out_address_reg_a[1] ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.405      ;
; 0.845 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; mtl_controller:mtl_controller_inst|counter[25]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[26]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.399 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 3.402      ;
; -4.399 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.558     ; 3.402      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 3.205      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 3.205      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.850      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.850      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.845      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.845      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.849      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.849      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.849      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.849      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.849      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.849      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.849      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.849      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.867     ; 2.849      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.153 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.853      ;
; -4.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.871     ; 2.841      ;
; -4.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.871     ; 2.841      ;
; -4.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.871     ; 2.841      ;
; -4.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.871     ; 2.841      ;
; -4.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.873     ; 2.839      ;
; -4.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.871     ; 2.841      ;
; -4.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.877     ; 2.835      ;
; -4.151 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.871     ; 2.841      ;
; -4.149 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.880     ; 2.830      ;
; -4.149 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.873     ; 2.837      ;
; -4.149 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.877     ; 2.833      ;
; -4.146 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.877     ; 2.830      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.837      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.837      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.837      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.837      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.837      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.837      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.837      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.837      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.837      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 2.830      ;
; -4.145 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 2.828      ;
; -4.143 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 2.828      ;
; -4.143 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.873     ; 2.831      ;
; -4.143 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 2.825      ;
; -4.142 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.871     ; 2.832      ;
; -4.142 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 2.825      ;
; -4.142 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 2.827      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 2.830      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.873     ; 2.829      ;
; -4.141 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 2.823      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.828      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.828      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.828      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.869     ; 2.828      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.827      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.827      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.827      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.827      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.827      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.827      ;
; -4.136 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.827      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 3.079      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 3.079      ;
; -3.924 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 2.941      ;
; -3.924 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 2.941      ;
; -3.816 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.549     ; 2.828      ;
; -3.816 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.549     ; 2.828      ;
; -3.816 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.549     ; 2.828      ;
; -3.816 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.825      ;
; -3.802 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 2.819      ;
; -3.802 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 2.819      ;
; -3.741 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 2.758      ;
; -3.741 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 2.758      ;
; -3.598 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 2.615      ;
; -3.598 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.544     ; 2.615      ;
; 26.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.149     ; 3.168      ;
; 26.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.149     ; 3.168      ;
; 26.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.149     ; 3.168      ;
; 26.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.149     ; 3.168      ;
; 26.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.149     ; 3.168      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.921 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 2.553      ;
; -2.875 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.512     ; 2.532      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.228  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.586      ;
; 2.295  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.062     ; 5.621      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.185      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.310     ; 5.196      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 5.193      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.314     ; 5.192      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.314     ; 5.192      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.314     ; 5.192      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.325     ; 5.181      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.314     ; 5.192      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.314     ; 5.192      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.325     ; 5.181      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.314     ; 5.192      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.179      ;
; 2.439  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.325     ; 5.180      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.181      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.178      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.178      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.178      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.178      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 5.179      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.181      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.178      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.181      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.178      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.327     ; 5.178      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.181      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 5.177      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 5.177      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 5.177      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 5.177      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 5.177      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 5.177      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 5.177      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 5.177      ;
; 2.440  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 5.177      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.722 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_readdatavalid_d1                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.195      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.880 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 4.995      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
; 14.881 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.990      ;
+--------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.338      ;
; 47.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.338      ;
; 48.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 1.836      ;
; 95.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.998      ;
; 95.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.998      ;
; 95.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.998      ;
; 95.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.998      ;
; 95.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.998      ;
; 95.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.998      ;
; 95.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.997      ;
; 95.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.997      ;
; 95.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.997      ;
; 95.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.997      ;
; 95.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.997      ;
; 95.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.997      ;
; 95.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.997      ;
; 95.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.997      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.995      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.994      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.998      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.998      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.998      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.998      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.998      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.998      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.998      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.987      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.987      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.987      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.987      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.987      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.987      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.987      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.982      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.982      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.982      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.982      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.982      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.982      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.982      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.986      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.986      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.986      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.986      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.986      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.986      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.986      ;
; 95.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.986      ;
; 95.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.987      ;
; 95.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.987      ;
; 95.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.987      ;
; 95.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.987      ;
; 95.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.987      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.983      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.983      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.983      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.983      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.983      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.983      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.983      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.980      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.980      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.980      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.980      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.980      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.980      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.488      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.488      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.488      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.488      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.489      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.489      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.489      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.489      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.564      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.564      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.758      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.789      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.769      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.767      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.778      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.778      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.778      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.778      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.874      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.874      ;
; 1.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.935      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.086      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.086      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.086      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.086      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.086      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.085      ;
; 1.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.123      ;
; 1.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.123      ;
; 1.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.123      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.154      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.181      ;
; 2.026 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.244      ;
; 2.026 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.244      ;
; 2.026 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.244      ;
; 2.026 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.244      ;
; 2.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.267      ;
; 2.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.315      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.434 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.992      ;
; 1.434 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.992      ;
; 2.070 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 2.219      ;
; 2.070 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 2.219      ;
; 2.070 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 2.219      ;
; 2.070 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 2.219      ;
; 2.079 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.007     ; 2.259      ;
; 2.535 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 2.706      ;
; 2.535 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 2.706      ;
; 2.535 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 2.706      ;
; 2.535 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 2.706      ;
; 2.544 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 2.746      ;
; 2.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.920      ;
; 2.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.920      ;
; 2.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.920      ;
; 2.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.920      ;
; 2.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.920      ;
; 2.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.920      ;
; 2.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.920      ;
; 2.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.920      ;
; 2.755 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.928      ;
; 2.755 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.928      ;
; 2.755 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.928      ;
; 2.755 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.928      ;
; 2.755 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.928      ;
; 2.755 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.928      ;
; 2.755 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.928      ;
; 2.755 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.928      ;
; 2.757 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 2.960      ;
; 2.764 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.968      ;
; 3.100 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.322      ;
; 3.100 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.322      ;
; 3.242 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.464      ;
; 3.242 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.464      ;
; 3.391 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.613      ;
; 3.391 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.613      ;
; 3.400 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.622      ;
; 3.400 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.622      ;
; 3.423 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.028     ; 2.641      ;
; 3.423 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.028     ; 2.641      ;
; 3.423 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.028     ; 2.641      ;
; 3.423 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.031     ; 2.638      ;
; 3.646 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.868      ;
; 3.646 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.024     ; 2.868      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.641      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.641      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.641      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.641      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.363     ; 2.640      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.363     ; 2.640      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.363     ; 2.640      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.363     ; 2.640      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.363     ; 2.640      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.363     ; 2.640      ;
; 3.757 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.363     ; 2.640      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.762 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.365     ; 2.643      ;
; 3.763 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.366     ; 2.643      ;
; 3.763 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 2.645      ;
; 3.763 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.366     ; 2.643      ;
; 3.763 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.372     ; 2.637      ;
; 3.763 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.369     ; 2.640      ;
; 3.764 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.369     ; 2.641      ;
; 3.764 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.372     ; 2.638      ;
; 3.764 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.372     ; 2.638      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.650      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.650      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.650      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.650      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.650      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.650      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.650      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.650      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 2.650      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 2.648      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 2.648      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 2.648      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 2.648      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.366     ; 2.646      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 2.648      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.370     ; 2.642      ;
; 3.766 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 2.648      ;
; 3.767 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.370     ; 2.643      ;
; 3.767 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.370     ; 2.643      ;
; 3.767 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.372     ; 2.641      ;
; 3.767 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.366     ; 2.647      ;
; 3.767 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.370     ; 2.643      ;
; 3.768 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.353     ; 2.661      ;
; 3.768 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.353     ; 2.661      ;
; 3.768 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.353     ; 2.661      ;
; 3.768 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.353     ; 2.661      ;
; 3.768 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.353     ; 2.661      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.614 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.510      ;
; 1.634 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.330      ; 2.272      ;
; 1.677 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.304      ; 2.289      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.833 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.729      ;
; 1.860 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 1.757      ;
; 1.860 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 1.757      ;
; 1.860 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 1.757      ;
; 1.860 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 1.757      ;
; 1.860 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 1.757      ;
; 1.860 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 1.757      ;
; 3.790 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 2.591      ;
; 3.836 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 2.611      ;
; 3.932 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 2.733      ;
; 3.978 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 2.753      ;
; 4.081 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 2.882      ;
; 4.090 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 2.891      ;
; 4.127 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 2.902      ;
; 4.136 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 2.911      ;
; 4.336 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.137      ;
; 4.382 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 3.157      ;
; 4.466 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.267      ;
; 4.512 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 3.287      ;
; 4.526 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 3.313      ;
; 4.572 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.496     ; 3.333      ;
; 4.731 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.531      ;
; 4.731 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.531      ;
; 4.731 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.531      ;
; 4.731 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.531      ;
; 4.731 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.531      ;
; 4.731 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.531      ;
; 4.731 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.531      ;
; 4.731 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.531      ;
; 4.732 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.533      ;
; 4.732 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.533      ;
; 4.732 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.533      ;
; 4.732 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.533      ;
; 4.732 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.533      ;
; 4.732 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.533      ;
; 4.732 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.533      ;
; 4.735 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.533      ;
; 4.735 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.533      ;
; 4.735 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.533      ;
; 4.735 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.533      ;
; 4.735 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.533      ;
; 4.757 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 3.532      ;
; 4.757 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 3.532      ;
; 4.758 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 3.530      ;
; 4.758 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 3.530      ;
; 4.758 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 3.530      ;
; 4.758 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 3.530      ;
; 4.758 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 3.530      ;
; 4.763 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.488     ; 3.532      ;
; 4.763 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 3.533      ;
; 4.763 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 3.533      ;
; 4.763 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 3.533      ;
; 4.763 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 3.533      ;
; 4.763 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 3.533      ;
; 4.763 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 3.533      ;
; 4.834 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.634      ;
; 4.834 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.634      ;
; 4.834 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.634      ;
; 4.834 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.634      ;
; 4.834 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.634      ;
; 4.834 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.634      ;
; 4.834 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.634      ;
; 4.834 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 3.634      ;
; 4.835 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.636      ;
; 4.835 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.636      ;
; 4.835 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.636      ;
; 4.835 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.636      ;
; 4.835 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.636      ;
; 4.835 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.636      ;
; 4.835 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 3.636      ;
; 4.838 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.636      ;
; 4.838 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.636      ;
; 4.838 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.636      ;
; 4.838 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.636      ;
; 4.838 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 3.636      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                          ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.038 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.640      ;
; 2.038 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 2.639      ;
; 2.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.987      ;
; 2.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.987      ;
; 2.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.987      ;
; 2.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.987      ;
; 2.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.987      ;
; 2.414 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.656      ;
; 2.415 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.657      ;
; 2.415 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.657      ;
; 2.415 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.657      ;
; 2.415 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.657      ;
; 2.415 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.657      ;
; 2.415 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.657      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.642      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.420 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.643      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.639      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.639      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.639      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.638      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.638      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.639      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.639      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.639      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.638      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.638      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.645      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.645      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.645      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.645      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.645      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.645      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.646      ;
; 2.422 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.638      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.646      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.646      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.646      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.646      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.646      ;
; 2.431 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.646      ;
; 2.431 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.646      ;
; 2.431 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.646      ;
; 2.431 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.646      ;
; 2.431 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.646      ;
; 2.431 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.646      ;
; 2.431 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.645      ;
; 2.431 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.645      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.741 ; 4.971        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.741 ; 4.971        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0   ;
; 4.741 ; 4.971        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.746 ; 4.976        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.746 ; 4.976        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.746 ; 4.976        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[0]                                                                                                                                                        ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                       ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[1]                                                                                                                                                        ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[4]                                                                                                                                                        ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[6]                                                                                                                                                        ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[5]                                                                                                                                                        ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                              ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                            ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                            ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                        ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                    ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[10]                                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[12]                                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[9]                                                                                                                                                        ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.443 ; 9.737        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.444 ; 9.738        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_address_reg0 ;
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_re_reg       ;
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19~porta_address_reg0 ;
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19~porta_re_reg       ;
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ;
; 14.884 ; 15.114       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_re_reg              ;
; 14.885 ; 15.115       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_address_reg0  ;
; 14.885 ; 15.115       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_re_reg        ;
; 14.887 ; 15.117       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ;
; 14.887 ; 15.117       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_re_reg       ;
; 14.887 ; 15.117       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a49~porta_address_reg0       ;
; 14.887 ; 15.117       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a49~porta_re_reg             ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12~porta_address_reg0 ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12~porta_re_reg       ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a17                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a21                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a22                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a40                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a41                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a42                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a43                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a44                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a45                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a46                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a47                    ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_re_reg        ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1                           ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10~porta_address_reg0       ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10~porta_re_reg             ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a15                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a2                           ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a23                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a25                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a26                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a3                           ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a31                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a38                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a39                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a47                          ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a4~porta_address_reg0        ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a4~porta_re_reg              ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a7                           ;
; 14.889 ; 15.119       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a10                    ;
; 14.889 ; 15.119       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11                    ;
; 14.889 ; 15.119       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a23                    ;
; 14.889 ; 15.119       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a32                    ;
; 14.889 ; 15.119       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a33                    ;
; 14.889 ; 15.119       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a34                    ;
; 14.889 ; 15.119       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a35                    ;
; 14.889 ; 15.119       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8                     ;
; 14.889 ; 15.119       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a9                     ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_address_reg0  ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_re_reg        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a49                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a50                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a51                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a52                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a53                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a54                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a55                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56~porta_address_reg0 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a56~porta_re_reg       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a60                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a61                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a62                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a63                    ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a49                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a52                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a53                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a54                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a55                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a56                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a57                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a58                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a59                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a60                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a61                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a62                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a63                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a66                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a68                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a69                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a70                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a71                          ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_re_reg              ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12                    ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13                    ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a14                    ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a15                    ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a24                    ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a29                    ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a30                    ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a31                    ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                                              ;
; 49.538 ; 49.754       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                           ;
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                     ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                  ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                  ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                           ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                              ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                             ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                             ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                             ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                             ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                         ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                         ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                         ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                         ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                         ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                         ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                    ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                    ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[37]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 1.900 ; 2.522 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.899 ; 2.522 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.838 ; 2.380 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.900 ; 2.412 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 4.486 ; 5.054 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 4.486 ; 5.054 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.260 ; 0.435 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.570 ; 2.052 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.971 ; 4.585 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.906 ; 5.470 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.906 ; 5.470 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.464 ; 5.044 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.243 ; 4.779 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.201 ; 4.720 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.745 ; 4.241 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.208 ; 4.782 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.448 ; 5.008 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.291 ; 3.788 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.464 ; 5.044 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.153 ; 4.718 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.975 ; 4.460 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.109 ; 4.583 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.158 ; 4.717 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.326 ; 4.806 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.555 ; 4.056 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.994 ; 4.474 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.565 ; 4.066 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.417 ; 4.946 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.274 ; 3.439 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.480 ; 7.778 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.296 ; -1.848 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.296 ; -1.848 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.450 ; -1.974 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.516 ; -2.006 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.063  ; -0.097 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -1.338 ; -1.850 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.063  ; -0.097 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -1.189 ; -1.669 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.583 ; -2.099 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -4.148 ; -4.697 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -4.148 ; -4.697 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -2.620 ; -3.095 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -3.547 ; -4.070 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -3.507 ; -4.013 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -3.054 ; -3.531 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -3.501 ; -4.051 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -3.733 ; -4.268 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -2.620 ; -3.095 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -3.747 ; -4.303 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -3.445 ; -3.989 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -3.273 ; -3.740 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -3.403 ; -3.859 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -3.462 ; -4.009 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -3.622 ; -4.093 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -2.871 ; -3.353 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -3.291 ; -3.753 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.879 ; -3.361 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -3.713 ; -4.230 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.062 ; -0.201 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.448 ; -1.634 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 11.241 ; 11.237 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.824  ; 5.759  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 11.241 ; 11.237 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 5.906  ; 5.737  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 9.601  ; 9.339  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.184  ; 6.136  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.005  ; 5.972  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.626  ; 6.578  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.028  ; 5.993  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 9.601  ; 9.339  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.757  ; 5.794  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.715  ; 5.762  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 24.930 ; 24.728 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 23.074 ; 23.199 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 24.930 ; 24.728 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 5.733  ; 5.423  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.841  ; 3.803  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.554  ; 4.490  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.219  ; 4.153  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.106  ; 5.063  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.235  ; 4.183  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.637  ; 4.564  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.878  ; 4.794  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.733  ; 5.423  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.941  ; 5.598  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.252  ; 4.213  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.941  ; 5.598  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.260  ; 4.225  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.770  ; 4.742  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.270  ; 4.222  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.842  ; 3.801  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.680  ; 4.647  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.270  ; 4.219  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.865  ; 4.894  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.087  ; 5.032  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.770  ; 4.725  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.440  ; 4.374  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.255  ; 4.177  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 5.087  ; 5.032  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.990  ; 3.940  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.751  ; 4.670  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.637  ; 4.588  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.866  ; 4.852  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.254  ; 4.195  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.620  ; 4.569  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.317  ; 4.257  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.016  ; 3.977  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.169  ; 4.109  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.745  ; 3.668  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.978  ; 3.917  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.750  ; 3.683  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.936  ; 3.864  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.514  ; 3.456  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.223  ; 4.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.281  ; 4.230  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.620  ; 4.569  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.376  ; 4.331  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.961  ; 3.944  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.029  ; 3.973  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.966  ; 3.881  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.029  ; 3.973  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.559  ; 4.552  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.992  ; 3.921  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.186  ; 5.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.329  ; 7.362  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.878  ; 6.820  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.329  ; 7.362  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.057  ; 4.952  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.980  ; 5.975  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.549  ; 6.511  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.505  ; 6.474  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.909  ; 5.928  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.236  ; 5.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.500  ; 5.470  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.645  ; 5.585  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.529  ; 5.478  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.890  ; 5.827  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.293  ; 5.203  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.692  ; 5.548  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.959  ; 5.772  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.671  ; 5.605  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.998  ; 3.948  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.970  ; 3.922  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.998  ; 3.948  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.650  ; 4.626  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.083  ; 5.053  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.254 ; 11.774 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.627  ; 5.541  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.627  ; 5.562  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 7.320  ; 7.202  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 5.707  ; 5.541  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.802  ; 5.767  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 5.974  ; 5.925  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 5.802  ; 5.767  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.400  ; 6.350  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 5.826  ; 5.788  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 9.334  ; 9.069  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.564  ; 5.603  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.525  ; 5.573  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.163  ; 8.288  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 8.163  ; 8.288  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 10.035 ; 9.856  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 3.332  ; 3.292  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.332  ; 3.292  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.011  ; 3.946  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.695  ; 3.628  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.542  ; 4.498  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.710  ; 3.657  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.097  ; 4.023  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.324  ; 4.240  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.224  ; 4.912  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.333  ; 3.291  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.724  ; 3.682  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.427  ; 5.083  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.731  ; 3.694  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.221  ; 4.190  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.740  ; 3.691  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.333  ; 3.291  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.138  ; 4.103  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.743  ; 3.691  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.312  ; 4.336  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.472  ; 3.420  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.221  ; 4.174  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.905  ; 3.837  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.728  ; 3.649  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.524  ; 4.469  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.472  ; 3.420  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.203  ; 4.122  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.092  ; 4.042  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.312  ; 4.296  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.729  ; 3.669  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.533 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.462 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.015  ; 2.956  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.789  ; 3.727  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.497  ; 3.456  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.644  ; 3.582  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.237  ; 3.159  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.460  ; 3.399  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.242  ; 3.174  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.421  ; 3.348  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.015  ; 2.956  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.694  ; 3.665  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.754  ; 3.702  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.079  ; 4.028  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.845  ; 3.799  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.442  ; 3.423  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.449  ; 3.364  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.449  ; 3.364  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.510  ; 3.452  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.021  ; 4.012  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.473  ; 3.402  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.661  ; 5.331  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.113  ; 3.994  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.894  ; 5.815  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.284  ; 6.286  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.121  ; 3.994  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.659  ; 4.598  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.341  ; 5.284  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.384  ; 5.338  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.969  ; 4.956  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.329  ; 4.225  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.336  ; 4.283  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.751  ; 4.667  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.372  ; 4.319  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.700  ; 4.613  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.113  ; 4.057  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.595  ; 4.522  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.885  ; 4.792  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.577  ; 4.580  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.453  ; 3.404  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.453  ; 3.404  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.480  ; 3.428  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.109  ; 4.083  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.525  ; 4.492  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.905 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.003 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.011  ; 9.532  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 6.021 ; 5.901 ; 6.548 ; 6.428 ;
; KEY[1]     ; GPIO_2[5]   ; 5.849 ;       ;       ; 5.894 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.820 ; 5.700 ; 6.335 ; 6.215 ;
; KEY[1]     ; GPIO_2[5]   ; 5.661 ;       ;       ; 5.711 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.662 ; 3.529 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.353 ; 5.231 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.353 ; 5.231 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.054 ; 3.921 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.360 ; 4.240 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.060 ; 4.938 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.085 ; 4.963 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.085 ; 4.963 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.810 ; 3.677 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.228 ; 4.095 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.240 ; 4.107 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.464 ; 4.331 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.464 ; 4.331 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.662 ; 3.529 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.464 ; 4.331 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.464 ; 4.331 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.060 ; 4.938 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.133 ; 3.000 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.784 ; 4.662 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.784 ; 4.662 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.509 ; 3.376 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.826 ; 3.706 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.503 ; 4.381 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.527 ; 4.405 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.527 ; 4.405 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.275 ; 3.142 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.676 ; 3.543 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.687 ; 3.554 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.902 ; 3.769 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.902 ; 3.769 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.133 ; 3.000 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.902 ; 3.769 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.902 ; 3.769 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.503 ; 4.381 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.598     ; 3.731     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.337     ; 5.459     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.337     ; 5.459     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.974     ; 4.107     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.287     ; 4.407     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.005     ; 5.127     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.052     ; 5.174     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.052     ; 5.174     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.716     ; 3.849     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.141     ; 4.274     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.146     ; 4.279     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.375     ; 4.508     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.375     ; 4.508     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.598     ; 3.731     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.375     ; 4.508     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.375     ; 4.508     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.005     ; 5.127     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.066     ; 3.199     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.764     ; 4.886     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.764     ; 4.886     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.427     ; 3.560     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.751     ; 3.871     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.445     ; 4.567     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.491     ; 4.613     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.491     ; 4.613     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.179     ; 3.312     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.587     ; 3.720     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.592     ; 3.725     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.811     ; 3.944     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.811     ; 3.944     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.066     ; 3.199     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.811     ; 3.944     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.811     ; 3.944     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.445     ; 4.567     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
Worst Case Available Settling Time: 37.747 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 44.08 MHz ; 44.08 MHz       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 51.75 MHz ; 51.75 MHz       ; CLOCK_50                                                 ;      ;
; 81.67 MHz ; 81.67 MHz       ; altera_reserved_tck                                      ;      ;
; 210.7 MHz ; 210.7 MHz       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.914 ; -622.312      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.364 ; -121.075      ;
; CLOCK_50                                                 ; -1.497 ; -39.317       ;
; altera_reserved_tck                                      ; 43.878 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.285 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.295 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; altera_reserved_tck                                      ; 0.312 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.890 ; -297.388      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.572 ; -5.104        ;
; CLOCK_50                                                 ; 15.311 ; 0.000         ;
; altera_reserved_tck                                      ; 48.115 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.165 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.300 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.455 ; 0.000         ;
; CLOCK_50                                                 ; 1.822 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.742  ; 0.000         ;
; CLOCK_50                                                 ; 9.461  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.890 ; 0.000         ;
; altera_reserved_tck                                      ; 49.447 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -6.914 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.373     ; 6.127      ;
; -6.889 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.372     ; 6.103      ;
; -6.881 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.366     ; 6.101      ;
; -6.858 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.369     ; 6.075      ;
; -6.845 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.369     ; 6.062      ;
; -6.826 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.372     ; 6.040      ;
; -6.820 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 6.038      ;
; -6.819 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.369     ; 6.036      ;
; -6.812 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.362     ; 6.036      ;
; -6.801 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 6.016      ;
; -6.794 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 6.012      ;
; -6.793 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 6.014      ;
; -6.789 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 6.010      ;
; -6.786 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.362     ; 6.010      ;
; -6.782 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.372     ; 5.996      ;
; -6.780 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.995      ;
; -6.770 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.988      ;
; -6.763 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 5.984      ;
; -6.758 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.973      ;
; -6.757 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.972      ;
; -6.755 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.370     ; 5.971      ;
; -6.750 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.369     ; 5.967      ;
; -6.749 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 5.970      ;
; -6.747 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 5.969      ;
; -6.744 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.369     ; 5.961      ;
; -6.733 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.370     ; 5.949      ;
; -6.728 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.946      ;
; -6.726 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.944      ;
; -6.725 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 5.947      ;
; -6.725 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.943      ;
; -6.724 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.943      ;
; -6.720 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.372     ; 5.934      ;
; -6.719 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.937      ;
; -6.717 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.362     ; 5.941      ;
; -6.714 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.929      ;
; -6.711 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.362     ; 5.935      ;
; -6.709 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a4~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.358     ; 5.937      ;
; -6.707 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.922      ;
; -6.707 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.372     ; 5.921      ;
; -6.703 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.922      ;
; -6.702 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.921      ;
; -6.698 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.916      ;
; -6.695 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.910      ;
; -6.695 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.361     ; 5.920      ;
; -6.694 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 5.915      ;
; -6.692 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.910      ;
; -6.689 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.370     ; 5.905      ;
; -6.688 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 5.909      ;
; -6.687 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 5.908      ;
; -6.683 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.372     ; 5.897      ;
; -6.682 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.370     ; 5.898      ;
; -6.682 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.897      ;
; -6.681 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.899      ;
; -6.681 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 5.903      ;
; -6.680 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10~porta_address_reg0       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.358     ; 5.908      ;
; -6.677 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line6[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.895      ;
; -6.674 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 5.896      ;
; -6.674 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 5.895      ;
; -6.673 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.892      ;
; -6.672 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 5.894      ;
; -6.671 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.372     ; 5.885      ;
; -6.667 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.886      ;
; -6.665 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.361     ; 5.890      ;
; -6.664 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.882      ;
; -6.664 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.882      ;
; -6.661 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[12] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.876      ;
; -6.661 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.372     ; 5.875      ;
; -6.659 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.361     ; 5.884      ;
; -6.658 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.373     ; 5.871      ;
; -6.658 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.877      ;
; -6.658 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.873      ;
; -6.656 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.875      ;
; -6.655 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a0~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.874      ;
; -6.652 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.369     ; 5.869      ;
; -6.652 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line6[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.871      ;
; -6.651 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.870      ;
; -6.651 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.869      ;
; -6.650 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 5.871      ;
; -6.648 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.361     ; 5.873      ;
; -6.647 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.862      ;
; -6.646 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.861      ;
; -6.644 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line6[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.361     ; 5.869      ;
; -6.642 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.369     ; 5.859      ;
; -6.642 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 5.864      ;
; -6.639 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.367     ; 5.858      ;
; -6.638 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 5.859      ;
; -6.636 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[12] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.370     ; 5.852      ;
; -6.636 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.851      ;
; -6.636 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 5.858      ;
; -6.636 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.369     ; 5.853      ;
; -6.635 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a4~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.354     ; 5.867      ;
; -6.633 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.372     ; 5.847      ;
; -6.632 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.371     ; 5.847      ;
; -6.631 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.361     ; 5.856      ;
; -6.628 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[12] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 5.850      ;
; -6.628 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.365     ; 5.849      ;
; -6.627 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.368     ; 5.845      ;
; -6.625 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.366     ; 5.845      ;
; -6.625 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 5.847      ;
; -6.624 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.375     ; 5.835      ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.364 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.755     ; 2.778      ;
; -3.022 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 2.749      ;
; -3.022 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 2.749      ;
; -3.022 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 2.749      ;
; -3.022 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 2.749      ;
; -3.022 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 2.749      ;
; -3.022 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 2.749      ;
; -3.022 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 2.749      ;
; -3.022 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 2.749      ;
; -2.985 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.398      ;
; -2.985 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.398      ;
; -2.985 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.398      ;
; -2.985 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.398      ;
; -2.985 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.398      ;
; -2.985 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.398      ;
; -2.985 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.398      ;
; -2.985 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.398      ;
; -2.824 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.237      ;
; -2.824 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.237      ;
; -2.824 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 2.237      ;
; -2.805 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 2.217      ;
; -2.805 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 2.217      ;
; -2.805 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 2.217      ;
; -2.805 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 2.217      ;
; -2.805 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 2.217      ;
; -2.805 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 2.217      ;
; -2.805 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 2.217      ;
; -2.556 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.470     ; 2.255      ;
; -2.542 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.469     ; 2.242      ;
; -2.542 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.469     ; 2.242      ;
; -2.542 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.469     ; 2.242      ;
; -2.542 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.469     ; 2.242      ;
; -2.542 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.469     ; 2.242      ;
; -2.542 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.469     ; 2.242      ;
; -2.502 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.467     ; 2.204      ;
; -2.502 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.467     ; 2.204      ;
; -2.502 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.467     ; 2.204      ;
; -2.502 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.467     ; 2.204      ;
; -2.502 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.467     ; 2.204      ;
; -2.423 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.754     ; 1.838      ;
; -2.423 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.754     ; 1.838      ;
; -2.423 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.754     ; 1.838      ;
; -2.097 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.754     ; 1.512      ;
; -1.864 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 1.593      ;
; 2.503  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 5.406      ;
; 2.503  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 5.406      ;
; 2.503  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 5.406      ;
; 2.522  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 5.386      ;
; 2.522  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 5.386      ;
; 2.522  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 5.386      ;
; 2.522  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 5.386      ;
; 2.522  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 5.386      ;
; 2.522  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 5.386      ;
; 2.522  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 5.386      ;
; 2.771  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.750     ; 5.424      ;
; 2.785  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[3]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 5.411      ;
; 2.785  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 5.411      ;
; 2.785  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 5.411      ;
; 2.785  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 5.411      ;
; 2.785  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 5.411      ;
; 2.785  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 5.411      ;
; 2.825  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[1]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.747     ; 5.373      ;
; 2.825  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.747     ; 5.373      ;
; 2.825  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.747     ; 5.373      ;
; 2.825  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.747     ; 5.373      ;
; 2.825  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.747     ; 5.373      ;
; 2.851  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 5.072      ;
; 2.851  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 5.072      ;
; 2.851  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 5.072      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 5.052      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 5.052      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 5.052      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 5.052      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 5.052      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 5.052      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 5.052      ;
; 2.904  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.034     ; 5.007      ;
; 2.904  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.034     ; 5.007      ;
; 2.904  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.034     ; 5.007      ;
; 2.949  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.974      ;
; 2.949  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.974      ;
; 2.949  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.974      ;
; 2.968  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.954      ;
; 2.968  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.954      ;
; 2.968  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.954      ;
; 2.968  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.954      ;
; 2.968  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.954      ;
; 2.968  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.954      ;
; 2.968  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.954      ;
; 2.984  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.939      ;
; 2.984  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.939      ;
; 2.984  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.939      ;
; 3.005  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.917      ;
; 3.005  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.917      ;
; 3.005  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.917      ;
; 3.005  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.917      ;
; 3.005  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.917      ;
; 3.005  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.917      ;
; 3.005  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.023     ; 4.917      ;
; 3.099  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.824      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.497 ; mtl_controller:mtl_controller_inst|Case_Reg[4]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.218      ;
; -1.495 ; mtl_controller:mtl_controller_inst|Case_Reg[10]        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.216      ;
; -1.414 ; mtl_controller:mtl_controller_inst|Case_Reg[2]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.135      ;
; -1.407 ; mtl_controller:mtl_controller_inst|Case_Reg[9]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.128      ;
; -1.404 ; mtl_controller:mtl_controller_inst|Case_Reg[1]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.125      ;
; -1.392 ; mtl_controller:mtl_controller_inst|Case_Reg[7]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.113      ;
; -1.378 ; mtl_controller:mtl_controller_inst|Case_Reg[11]        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.099      ;
; -1.361 ; mtl_controller:mtl_controller_inst|Case_Reg[3]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.082      ;
; -1.359 ; mtl_controller:mtl_controller_inst|Case_Reg[0]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.080      ;
; -1.343 ; mtl_controller:mtl_controller_inst|Case_Reg[5]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.064      ;
; -1.335 ; mtl_controller:mtl_controller_inst|counter[6]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.201      ; 3.068      ;
; -1.335 ; mtl_controller:mtl_controller_inst|Case_Reg[8]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.056      ;
; -1.330 ; mtl_controller:mtl_controller_inst|Case_Reg[6]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.051      ;
; -1.285 ; mtl_controller:mtl_controller_inst|counter[20]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.199      ; 3.016      ;
; -1.270 ; mtl_controller:mtl_controller_inst|counter[2]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.200      ; 3.002      ;
; -1.223 ; mtl_controller:mtl_controller_inst|counter[13]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.201      ; 2.956      ;
; -1.219 ; mtl_controller:mtl_controller_inst|counter[27]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[27] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.200      ; 2.951      ;
; -1.219 ; mtl_controller:mtl_controller_inst|counter[0]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.201      ; 2.952      ;
; -1.217 ; mtl_controller:mtl_controller_inst|counter[30]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[30] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.200      ; 2.949      ;
; -1.217 ; mtl_controller:mtl_controller_inst|counter[17]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.201      ; 2.950      ;
; -1.216 ; mtl_controller:mtl_controller_inst|counter[26]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[26] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.200      ; 2.948      ;
; -1.213 ; mtl_controller:mtl_controller_inst|counter[14]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.199      ; 2.944      ;
; -1.208 ; mtl_controller:mtl_controller_inst|counter[3]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.200      ; 2.940      ;
; -1.206 ; mtl_controller:mtl_controller_inst|counter[4]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.201      ; 2.939      ;
; -1.200 ; mtl_controller:mtl_controller_inst|counter[22]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.199      ; 2.931      ;
; -1.199 ; mtl_controller:mtl_controller_inst|counter[23]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.200      ; 2.931      ;
; -1.199 ; mtl_controller:mtl_controller_inst|counter[15]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.201      ; 2.932      ;
; -1.199 ; mtl_controller:mtl_controller_inst|counter[5]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.203      ; 2.934      ;
; -1.190 ; mtl_controller:mtl_controller_inst|counter[7]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.203      ; 2.925      ;
; -1.188 ; mtl_controller:mtl_controller_inst|counter[31]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[31] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.200      ; 2.920      ;
; -1.186 ; mtl_controller:mtl_controller_inst|counter[1]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.201      ; 2.919      ;
; -1.173 ; mtl_controller:mtl_controller_inst|counter[19]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.199      ; 2.904      ;
; -1.172 ; mtl_controller:mtl_controller_inst|counter[8]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.201      ; 2.905      ;
; -1.171 ; mtl_controller:mtl_controller_inst|counter[28]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[28] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.200      ; 2.903      ;
; -1.165 ; mtl_controller:mtl_controller_inst|counter[18]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.199      ; 2.896      ;
; -1.162 ; mtl_controller:mtl_controller_inst|counter[24]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[24] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 2.892      ;
; -1.149 ; mtl_controller:mtl_controller_inst|counter[25]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[25] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.200      ; 2.881      ;
; -1.145 ; mtl_controller:mtl_controller_inst|counter[21]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.199      ; 2.876      ;
; -1.121 ; mtl_controller:mtl_controller_inst|counter[11]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.202      ; 2.855      ;
; -1.103 ; mtl_controller:mtl_controller_inst|counter[10]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.199      ; 2.834      ;
; -1.073 ; mtl_controller:mtl_controller_inst|counter[29]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[29] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 2.803      ;
; -1.072 ; mtl_controller:mtl_controller_inst|counter[9]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.199      ; 2.803      ;
; -1.071 ; mtl_controller:mtl_controller_inst|counter[16]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 2.801      ;
; -1.054 ; mtl_controller:mtl_controller_inst|counter[12]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.199      ; 2.785      ;
; 0.678  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.260      ; 19.577     ;
; 0.834  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.260      ; 19.421     ;
; 0.951  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.260      ; 19.304     ;
; 1.394  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 18.858     ;
; 1.550  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 18.702     ;
; 1.667  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 18.585     ;
; 2.270  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.260      ; 17.985     ;
; 2.986  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 17.266     ;
; 3.146  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.261      ; 17.110     ;
; 3.302  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.261      ; 16.954     ;
; 3.419  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.261      ; 16.837     ;
; 3.644  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.258      ; 16.609     ;
; 4.360  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.255      ; 15.890     ;
; 4.583  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 15.669     ;
; 4.738  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.261      ; 15.518     ;
; 4.739  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 15.513     ;
; 4.856  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 15.396     ;
; 5.673  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.258      ; 14.580     ;
; 6.112  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.259      ; 14.142     ;
; 6.175  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 14.077     ;
; 6.228  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 14.024     ;
; 6.384  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 13.868     ;
; 6.389  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.255      ; 13.861     ;
; 6.501  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 13.751     ;
; 6.740  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.071     ; 13.184     ;
; 7.456  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.074     ; 12.465     ;
; 7.549  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.255      ; 12.701     ;
; 7.677  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 12.575     ;
; 7.820  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 12.432     ;
; 7.833  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 12.419     ;
; 7.895  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 12.043     ;
; 7.895  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 12.043     ;
; 7.895  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 12.043     ;
; 7.900  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 12.038     ;
; 7.900  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 12.038     ;
; 7.900  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 12.038     ;
; 7.950  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.257      ; 12.302     ;
; 8.012  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[3]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.056     ; 11.927     ;
; 8.012  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[3]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.056     ; 11.927     ;
; 8.012  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[3]   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.056     ; 11.927     ;
; 8.037  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[7]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.901     ;
; 8.037  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[7]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.901     ;
; 8.037  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[7]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.901     ;
; 8.129  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[8]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.809     ;
; 8.129  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[8]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.809     ;
; 8.129  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[8]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.809     ;
; 8.141  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.259      ; 12.113     ;
; 8.161  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[23]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.777     ;
; 8.161  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[31]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.777     ;
; 8.161  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                          ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.777     ;
; 8.161  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                          ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.777     ;
; 8.161  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[25]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.777     ;
; 8.161  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.777     ;
; 8.161  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.777     ;
; 8.161  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.777     ;
; 8.161  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[28]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.057     ; 11.777     ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 6.348      ;
; 43.886 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 6.356      ;
; 43.977 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 6.253      ;
; 43.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 6.252      ;
; 44.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 6.145      ;
; 44.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 6.140      ;
; 44.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.831      ;
; 44.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.679      ;
; 44.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.608      ;
; 44.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.474      ;
; 44.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.448      ;
; 44.868 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.374      ;
; 44.868 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.374      ;
; 45.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.193      ;
; 45.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 5.007      ;
; 45.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 4.903      ;
; 45.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.857      ;
; 45.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 4.814      ;
; 45.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.804      ;
; 45.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 4.573      ;
; 46.879 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.365      ;
; 47.001 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.246      ;
; 47.209 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.026      ;
; 47.428 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.812      ;
; 47.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.793      ;
; 47.489 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.746      ;
; 47.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.646      ;
; 47.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.624      ;
; 47.646 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.580      ;
; 47.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.536      ;
; 47.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.431      ;
; 47.811 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.411      ;
; 47.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.409      ;
; 47.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.412      ;
; 47.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.330      ;
; 47.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.259      ;
; 48.089 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.146      ;
; 48.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.030      ;
; 48.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.837      ;
; 48.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.342      ;
; 49.281 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 0.954      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.905      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.905      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.905      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.905      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.905      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.905      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.905      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.905      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.905      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.890      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.890      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.890      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.890      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.890      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.890      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.890      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.890      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.890      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.688      ;
; 95.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.696      ;
; 95.331 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.593      ;
; 95.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.592      ;
; 95.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.551      ;
; 95.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.549      ;
; 95.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.559      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.567      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.567      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.567      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.567      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.567      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.567      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.567      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.567      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.567      ;
; 95.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.557      ;
; 95.446 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.485      ;
; 95.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.480      ;
; 95.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.464      ;
; 95.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.458      ;
; 95.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.456      ;
; 95.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.454      ;
; 95.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.451      ;
; 95.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.449      ;
; 95.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.446      ;
; 95.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.455      ;
; 95.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.445      ;
; 95.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.453      ;
; 95.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.437      ;
; 95.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.439      ;
; 95.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.438      ;
; 95.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.438      ;
; 95.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.438      ;
; 95.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.434      ;
; 95.495 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.432      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.427      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.427      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.427      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.427      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.427      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.285 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.798      ;
; 0.288 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[0]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.801      ;
; 0.288 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.802      ;
; 0.290 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.804      ;
; 0.292 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.805      ;
; 0.293 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.806      ;
; 0.297 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.812      ;
; 0.298 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.809      ;
; 0.300 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[17]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.813      ;
; 0.300 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.815      ;
; 0.302 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.815      ;
; 0.304 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.813      ;
; 0.305 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.818      ;
; 0.305 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.818      ;
; 0.306 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.812      ;
; 0.306 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.817      ;
; 0.309 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                  ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.519      ;
; 0.309 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.823      ;
; 0.309 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.815      ;
; 0.310 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.823      ;
; 0.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                     ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 0.830      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dst_regnum_from_M[0]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.817      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                              ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                           ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][61]                                                                        ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][61]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][101]                                                                       ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][101]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|mtl_reset_reg                                                                                                                                       ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|mtl_reset_reg                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[1]                                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:turn_s1_translator|wait_latency_counter[1]                                                                    ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:turn_s1_translator|wait_latency_counter[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[1]                                                                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[0]                                                                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|wait_latency_counter[1]                                                               ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|wait_latency_counter[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:turn_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:turn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:turn_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:turn_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator|wait_latency_counter[1]                                                                 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator|wait_latency_counter[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_TURN:turn|data_out                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_TURN:turn|data_out                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_interface_irq_0_avs_s0_agent_rsp_fifo|mem[0][101]                                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_interface_irq_0_avs_s0_agent_rsp_fifo|mem[0][101]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:turn_s1_agent_rsp_fifo|mem[0][101]                                                                                     ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:turn_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:turn_s1_agent_rsp_fifo|mem[1][101]                                                                                     ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:turn_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][101]                                                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][101]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][101]                                                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][101]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][101]                                                                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][101]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][101]                                                                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][101]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_interface_irq_0_avs_s0_agent_rsp_fifo|mem[1][101]                                                                  ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_interface_irq_0_avs_s0_agent_rsp_fifo|mem[1][101]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|break_on_reset                                           ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|resetlatch                                               ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|jtag_break                                               ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_rd                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                            ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.295 ; sdram_control:sdram_control_inst|mDATAOUT[6]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.806      ;
; 0.299 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.301 ; sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.812      ;
; 0.307 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.310 ; sdram_control:sdram_control_inst|mDATAOUT[4]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.821      ;
; 0.311 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.826      ;
; 0.319 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.827      ;
; 0.320 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.837      ;
; 0.328 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.835      ;
; 0.329 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.836      ;
; 0.330 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.530      ;
; 0.331 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.335 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.338 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                           ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                            ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                            ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                            ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.553      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.347 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.561      ;
; 0.355 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.863      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.568      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.558      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.362 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.870      ;
; 0.363 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.367 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.567      ;
; 0.367 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.567      ;
; 0.367 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.567      ;
; 0.368 ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.567      ;
; 0.368 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.567      ;
; 0.371 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.571      ;
; 0.379 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.579      ;
; 0.379 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.579      ;
; 0.380 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.827      ;
; 0.381 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.580      ;
; 0.381 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.581      ;
; 0.384 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.583      ;
; 0.385 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.585      ;
; 0.386 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.585      ;
; 0.390 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.590      ;
; 0.390 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.837      ;
; 0.405 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.852      ;
; 0.414 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.861      ;
; 0.419 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.866      ;
; 0.420 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.620      ;
; 0.428 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.627      ;
; 0.431 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                            ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                            ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_controller_inst|newTouch                                                                                                                                                ; mtl_controller:mtl_controller_inst|newTouch                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                          ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.339 ; mtl_controller:mtl_controller_inst|read_green[6]                                                                                                                                           ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mtl_controller:mtl_controller_inst|read_green[2]                                                                                                                                           ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mtl_controller:mtl_controller_inst|read_green[0]                                                                                                                                           ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; mtl_controller:mtl_controller_inst|read_green[4]                                                                                                                                           ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.347 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.420 ; mtl_controller:mtl_controller_inst|read_red[6]                                                                                                                                             ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.631      ;
; 0.421 ; mtl_controller:mtl_controller_inst|read_blue[3]                                                                                                                                            ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.631      ;
; 0.459 ; mtl_controller:mtl_controller_inst|read_red[3]                                                                                                                                             ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.670      ;
; 0.466 ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|address_reg_a[1] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|out_address_reg_a[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                             ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.667      ;
; 0.467 ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                                                           ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.489 ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                             ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.689      ;
; 0.502 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.511 ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; mtl_controller:mtl_controller_inst|counter[31]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[31]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; mtl_controller:mtl_controller_inst|counter[25]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[25]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; mtl_controller:mtl_controller_inst|counter[23]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[23]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; mtl_controller:mtl_controller_inst|counter[9]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[9]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; mtl_controller:mtl_controller_inst|counter[7]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[7]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; mtl_controller:mtl_controller_inst|counter[26]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[26]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; mtl_controller:mtl_controller_inst|counter[24]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[24]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; mtl_controller:mtl_controller_inst|counter[10]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[10]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; mtl_controller:mtl_controller_inst|counter[8]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.521 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                             ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.721      ;
; 0.530 ; mtl_controller:mtl_controller_inst|counter[0]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[0]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.532 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.542 ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.741      ;
; 0.558 ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                             ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.758      ;
; 0.564 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                             ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.764      ;
; 0.587 ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                                                ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.785      ;
; 0.608 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                     ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.818      ;
; 0.632 ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                                                            ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.238     ; 0.538      ;
; 0.632 ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                                                             ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.237     ; 0.539      ;
; 0.650 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                             ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.850      ;
; 0.651 ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                             ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.851      ;
; 0.677 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                             ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.877      ;
; 0.677 ; mtl_controller:mtl_controller_inst|read_red[7]                                                                                                                                             ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.888      ;
; 0.694 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                             ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.894      ;
; 0.747 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.946      ;
; 0.749 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.752 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.953      ;
; 0.754 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                        ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                             ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                              ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.890 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 3.087      ;
; -3.890 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 3.087      ;
; -3.678 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.889      ;
; -3.678 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.889      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.525      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.525      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.525      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.525      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.525      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.525      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.525      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.525      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.525      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.521      ;
; -3.603 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.521      ;
; -3.602 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.525      ;
; -3.602 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.525      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 2.504      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.644     ; 2.511      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.507      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.642     ; 2.512      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.642     ; 2.512      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.642     ; 2.512      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.642     ; 2.512      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.642     ; 2.512      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.642     ; 2.512      ;
; -3.592 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.510      ;
; -3.592 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 2.506      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 2.520      ;
; -3.590 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 2.504      ;
; -3.589 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.646     ; 2.504      ;
; -3.589 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.502      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.510      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.510      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.510      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.510      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.510      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.510      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.510      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.510      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.510      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 2.502      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.644     ; 2.505      ;
; -3.588 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.650     ; 2.499      ;
; -3.587 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.649     ; 2.499      ;
; -3.587 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.650     ; 2.498      ;
; -3.587 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 2.501      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.586 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.504      ;
; -3.585 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 2.503      ;
; -3.585 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.641     ; 2.505      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.501      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.501      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.501      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.501      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.640     ; 2.500      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.640     ; 2.500      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.640     ; 2.500      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.640     ; 2.500      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.640     ; 2.500      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.640     ; 2.500      ;
; -3.579 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.640     ; 2.500      ;
; -3.569 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.780      ;
; -3.569 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.780      ;
; -3.411 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.622      ;
; -3.411 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.622      ;
; -3.344 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.555      ;
; -3.344 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.555      ;
; -3.296 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.355     ; 2.502      ;
; -3.296 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.355     ; 2.502      ;
; -3.296 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.355     ; 2.502      ;
; -3.295 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.357     ; 2.499      ;
; -3.280 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.491      ;
; -3.280 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.491      ;
; -3.158 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.369      ;
; -3.158 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.350     ; 2.369      ;
; 27.235 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.134     ; 2.872      ;
; 27.235 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.134     ; 2.872      ;
; 27.235 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.134     ; 2.872      ;
; 27.235 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.134     ; 2.872      ;
; 27.235 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.134     ; 2.872      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.572 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.464     ; 2.277      ;
; -2.532 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 2.261      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 5.012      ;
; 3.132  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.805     ; 5.033      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.034     ; 4.643      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.646      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.644      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.034     ; 4.643      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.034     ; 4.643      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[12]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[13]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[15]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[16]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[17]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[18]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[19]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.036     ; 4.641      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.642      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.034     ; 4.643      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.642      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
; 3.268  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.037     ; 4.640      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.311 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_readdatavalid_d1                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.611      ;
; 15.435 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 4.676      ;
; 15.435 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 4.676      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.438 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.431      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
; 15.439 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.429      ;
+--------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.102      ;
; 48.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.102      ;
; 48.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.654      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.551      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.548      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.548      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.548      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.548      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.548      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.548      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.548      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.549      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.549      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.549      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.549      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.549      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.549      ;
; 96.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.549      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.549      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.549      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.549      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.549      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.549      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.549      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.549      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.549      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.551      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.551      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.551      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.551      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.551      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.551      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.551      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.541      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.541      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.541      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.541      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.541      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.541      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.541      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.536      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.536      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.536      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.536      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.536      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.536      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.536      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.540      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.540      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.540      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.540      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.540      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.540      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.540      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.540      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.541      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.541      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.541      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.541      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.541      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.537      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.537      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.537      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.537      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.537      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.537      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.537      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.534      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.534      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.534      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.534      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.534      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.534      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.353      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.353      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.352      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.352      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.353      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.353      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.352      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.352      ;
; 1.216 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.414      ;
; 1.216 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.414      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.596      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.630      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.608      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.612      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.612      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.612      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.612      ;
; 1.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.697      ;
; 1.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.697      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.766      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.894      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.902      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.902      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.902      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.902      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.902      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.930      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.930      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.930      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.968      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.985      ;
; 1.847 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.047      ;
; 1.847 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.047      ;
; 1.847 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.047      ;
; 1.847 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.047      ;
; 1.852 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.053      ;
; 1.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.116      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.300 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.799      ;
; 1.300 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.799      ;
; 1.869 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.000      ;
; 1.869 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.000      ;
; 1.869 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.000      ;
; 1.869 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 2.000      ;
; 1.878 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.008     ; 2.039      ;
; 2.256 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 2.407      ;
; 2.256 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 2.407      ;
; 2.256 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 2.407      ;
; 2.256 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 2.407      ;
; 2.265 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 2.446      ;
; 2.450 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.603      ;
; 2.450 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.603      ;
; 2.450 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.603      ;
; 2.450 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.603      ;
; 2.450 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.603      ;
; 2.450 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.603      ;
; 2.450 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.603      ;
; 2.450 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.603      ;
; 2.459 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.642      ;
; 2.471 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.624      ;
; 2.471 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.624      ;
; 2.471 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.624      ;
; 2.471 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.624      ;
; 2.471 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.624      ;
; 2.471 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.624      ;
; 2.471 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.624      ;
; 2.471 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 2.624      ;
; 2.480 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 2.663      ;
; 2.737 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.078      ;
; 2.737 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.078      ;
; 2.864 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.205      ;
; 2.864 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.205      ;
; 3.000 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.341      ;
; 3.000 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.341      ;
; 3.008 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.349      ;
; 3.008 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.349      ;
; 3.025 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.894     ; 2.364      ;
; 3.025 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.894     ; 2.364      ;
; 3.025 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.894     ; 2.364      ;
; 3.025 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 2.361      ;
; 3.219 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.560      ;
; 3.219 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 2.560      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.364      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.364      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.364      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.364      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.191     ; 2.363      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.191     ; 2.363      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.191     ; 2.363      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.191     ; 2.363      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.191     ; 2.363      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.191     ; 2.363      ;
; 3.321 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.191     ; 2.363      ;
; 3.327 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.192     ; 2.368      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.367      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 2.380      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.195     ; 2.366      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.201     ; 2.360      ;
; 3.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.198     ; 2.363      ;
; 3.329 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.198     ; 2.364      ;
; 3.329 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.194     ; 2.368      ;
; 3.329 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.195     ; 2.367      ;
; 3.329 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.201     ; 2.361      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.373      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.373      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.373      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.373      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.373      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.373      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.373      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.373      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.373      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.193     ; 2.370      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.193     ; 2.370      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.193     ; 2.370      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.193     ; 2.370      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.193     ; 2.370      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.201     ; 2.362      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.455 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.304      ; 2.054      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.464 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.376      ;
; 1.496 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.070      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.653 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.565      ;
; 1.673 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.231     ; 1.586      ;
; 1.673 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.231     ; 1.586      ;
; 1.673 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.231     ; 1.586      ;
; 1.673 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.231     ; 1.586      ;
; 1.673 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.231     ; 1.586      ;
; 1.673 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.231     ; 1.586      ;
; 3.336 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 2.318      ;
; 3.376 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 2.333      ;
; 3.463 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 2.445      ;
; 3.503 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 2.460      ;
; 3.599 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 2.581      ;
; 3.607 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 2.589      ;
; 3.639 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 2.596      ;
; 3.647 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 2.604      ;
; 3.818 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 2.800      ;
; 3.858 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 2.815      ;
; 3.948 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 2.930      ;
; 3.988 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 2.945      ;
; 4.033 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.274     ; 3.003      ;
; 4.073 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.299     ; 3.018      ;
; 4.161 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.139      ;
; 4.161 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.139      ;
; 4.161 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.139      ;
; 4.161 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.139      ;
; 4.161 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.139      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.143      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.143      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.143      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.143      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.143      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.143      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.143      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.143      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.145      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.145      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.145      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.145      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.145      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.145      ;
; 4.163 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.145      ;
; 4.186 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 3.141      ;
; 4.186 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 3.141      ;
; 4.186 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 3.141      ;
; 4.186 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 3.141      ;
; 4.186 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 3.141      ;
; 4.187 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 3.144      ;
; 4.187 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 3.144      ;
; 4.193 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.293     ; 3.144      ;
; 4.193 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.145      ;
; 4.193 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.145      ;
; 4.193 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.145      ;
; 4.193 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.145      ;
; 4.193 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.145      ;
; 4.193 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.145      ;
; 4.248 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.226      ;
; 4.248 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.226      ;
; 4.248 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.226      ;
; 4.248 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.226      ;
; 4.248 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 3.226      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.230      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.230      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.230      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.230      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.230      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.230      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.230      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 3.230      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.232      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.232      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.232      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.232      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.232      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.232      ;
; 4.250 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 3.232      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                           ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.822 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.362      ;
; 1.823 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.361      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.672      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.672      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.672      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.672      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.672      ;
; 2.159 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.376      ;
; 2.159 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.376      ;
; 2.159 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.376      ;
; 2.159 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.376      ;
; 2.159 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.376      ;
; 2.159 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.376      ;
; 2.160 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.376      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.369      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.368      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.368      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.368      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.368      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.368      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.368      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.369      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.369      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.369      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.369      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.369      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.369      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.366      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.164 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.369      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.165 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.367      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.166 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.362      ;
; 2.174 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.367      ;
; 2.174 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.367      ;
; 2.174 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.367      ;
; 2.174 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.368      ;
; 2.174 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.367      ;
; 2.174 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.368      ;
; 2.174 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.368      ;
; 2.174 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.368      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.742 ; 4.972        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0 ;
; 4.742 ; 4.972        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[4]                                                                                                                                                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[6]                                                                                                                                                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                                       ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[0]                                                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[1]                                                                                                                                                       ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                                       ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[5]                                                                                                                                                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                                          ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                                            ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                            ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                            ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                                           ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                             ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                            ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                            ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                            ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                             ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                             ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                             ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                             ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                             ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                             ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                             ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                            ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                            ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                           ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                          ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                          ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                          ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                           ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                           ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                         ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                        ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                         ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                   ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                   ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                   ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                   ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                   ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                   ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.461 ; 9.732        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.890 ; 15.106       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|address_reg_a[0]                 ;
; 14.890 ; 15.106       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|address_reg_a[0]                       ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12~porta_address_reg0 ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12~porta_re_reg       ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_address_reg0 ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_re_reg       ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19~porta_address_reg0 ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19~porta_re_reg       ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_re_reg        ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_address_reg0  ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_re_reg        ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10~porta_address_reg0       ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10~porta_re_reg             ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_re_reg              ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a4~porta_address_reg0        ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a4~porta_re_reg              ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[6]                                                                                                                                                                  ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_re_reg       ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a49~porta_address_reg0       ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a49~porta_re_reg             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[0]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[10]                                                                                                                                                                   ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                                                   ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                                                   ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                                                   ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                                                   ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                                                   ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[7]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[8]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[9]                                                                                                                                                                    ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                                     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[23]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[24]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[25]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[26]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|counter[31]                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                                                                     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                                     ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a0~porta_re_reg        ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a10                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a14                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a15                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a17                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a21                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a22                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a23                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a24                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a29                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a30                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a31                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a32                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a33                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a34                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a35                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a36                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a37                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a38                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a39                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a40                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a41                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a42                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a43                    ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a44                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.447 ; 49.677       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.499 ; 49.715       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ;
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                            ;
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]      ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 1.635 ; 2.146 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.632 ; 2.146 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.582 ; 2.029 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.635 ; 2.041 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 4.034 ; 4.444 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 4.034 ; 4.444 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.257 ; 0.466 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.324 ; 1.756 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.533 ; 3.994 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.343 ; 4.773 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.343 ; 4.773 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.908 ; 4.363 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.684 ; 4.122 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.659 ; 4.082 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.231 ; 3.647 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.675 ; 4.123 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.891 ; 4.328 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.813 ; 3.240 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.908 ; 4.363 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.607 ; 4.072 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.440 ; 3.841 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.568 ; 3.951 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.612 ; 4.081 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.763 ; 4.165 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.052 ; 3.482 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.458 ; 3.851 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.060 ; 3.490 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.852 ; 4.275 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.234 ; 3.418 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.338 ; 7.592 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.095 ; -1.561 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.095 ; -1.561 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.240 ; -1.674 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.295 ; -1.688 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.037  ; -0.162 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -1.133 ; -1.556 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.037  ; -0.162 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.990 ; -1.419 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.353 ; -1.771 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.670 ; -4.092 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.670 ; -4.092 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -2.220 ; -2.633 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -3.067 ; -3.495 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -3.044 ; -3.458 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -2.619 ; -3.023 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -3.048 ; -3.481 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -3.255 ; -3.678 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -2.220 ; -2.633 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -3.272 ; -3.712 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.981 ; -3.431 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -2.820 ; -3.209 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -2.943 ; -3.314 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -2.996 ; -3.455 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -3.141 ; -3.536 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -2.448 ; -2.864 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -2.836 ; -3.218 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.454 ; -2.871 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -3.228 ; -3.642 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.202 ; -0.373 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.626 ; -1.831 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 10.170 ; 10.019 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.256  ; 5.161  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 10.170 ; 10.019 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 5.317  ; 5.140  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.667  ; 8.202  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 5.597  ; 5.488  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 5.418  ; 5.344  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 5.995  ; 5.882  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 5.438  ; 5.377  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.667  ; 8.202  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.100  ; 5.191  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.083  ; 5.161  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 22.396 ; 21.982 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 20.745 ; 20.714 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 22.396 ; 21.982 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 5.138  ; 4.741  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.456  ; 3.387  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.155  ; 4.051  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.810  ; 3.697  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.646  ; 4.563  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.821  ; 3.718  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.194  ; 4.079  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.451  ; 4.324  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.138  ; 4.741  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.333  ; 4.912  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.868  ; 3.804  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.333  ; 4.912  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.871  ; 3.812  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.353  ; 4.267  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.884  ; 3.803  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.457  ; 3.386  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.225  ; 4.147  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.852  ; 3.749  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.426  ; 4.382  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.625  ; 4.526  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.352  ; 4.267  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.048  ; 3.945  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.870  ; 3.787  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.625  ; 4.526  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.623  ; 3.564  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.326  ; 4.228  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.212  ; 4.141  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.423  ; 4.359  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.842  ; 3.746  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.728 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.651 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.208  ; 4.095  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.926  ; 3.795  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.684  ; 3.618  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.839  ; 3.726  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.427  ; 3.329  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.646  ; 3.567  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.436  ; 3.343  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.601  ; 3.495  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.212  ; 3.136  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.873  ; 3.789  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.898  ; 3.772  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.208  ; 4.095  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.978  ; 3.870  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.634  ; 3.559  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.697  ; 3.600  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.647  ; 3.526  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.697  ; 3.600  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.155  ; 4.055  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.661  ; 3.564  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.590  ; 5.155  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.696  ; 6.592  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.304  ; 6.103  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.696  ; 6.592  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.632  ; 4.467  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.481  ; 5.371  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.978  ; 5.790  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.946  ; 5.784  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.372  ; 5.291  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.788  ; 4.695  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.023  ; 4.935  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.185  ; 5.050  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.062  ; 4.953  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.390  ; 5.285  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.848  ; 4.705  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.207  ; 5.040  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.458  ; 5.236  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.143  ; 5.008  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.669  ; 3.599  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.636  ; 3.575  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.669  ; 3.599  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.230  ; 4.130  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.650  ; 4.519  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.666 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.775 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.509 ; 10.852 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.069  ; 4.953  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.069  ; 4.975  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 6.578  ; 6.394  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 5.127  ; 4.953  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.225  ; 5.151  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 5.396  ; 5.289  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 5.225  ; 5.151  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 5.780  ; 5.668  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 5.246  ; 5.184  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.413  ; 7.949  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 4.918  ; 5.009  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 4.901  ; 4.980  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 7.432  ; 7.409  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 7.432  ; 7.409  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 9.112  ; 8.713  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 2.993  ; 2.923  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.993  ; 2.923  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.662  ; 3.559  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.333  ; 3.220  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.135  ; 4.052  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.343  ; 3.240  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.702  ; 3.587  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.947  ; 3.822  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.675  ; 4.277  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.994  ; 2.922  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.387  ; 3.323  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.865  ; 4.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.390  ; 3.330  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.853  ; 3.767  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.403  ; 3.321  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.994  ; 2.922  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 3.732  ; 3.653  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.374  ; 3.271  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.923  ; 3.877  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.152  ; 3.091  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.852  ; 3.767  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.560  ; 3.457  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.390  ; 3.306  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.114  ; 4.016  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.152  ; 3.091  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.826  ; 3.729  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.718  ; 3.646  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.920  ; 3.855  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.364  ; 3.267  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.303 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.225 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.758  ; 2.681  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.444  ; 3.313  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.210  ; 3.142  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.358  ; 3.246  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.963  ; 2.865  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.173  ; 3.094  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.971  ; 2.879  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.131  ; 3.026  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.758  ; 2.681  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.390  ; 3.307  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.416  ; 3.292  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.715  ; 3.601  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.493  ; 3.386  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.160  ; 3.085  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.175  ; 3.055  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.175  ; 3.055  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.222  ; 3.126  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.665  ; 3.564  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.188  ; 3.091  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.111  ; 4.676  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.781  ; 3.629  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.401  ; 5.182  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.745  ; 5.631  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.781  ; 3.629  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.274  ; 4.139  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.865  ; 4.687  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.922  ; 4.776  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.516  ; 4.407  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.963  ; 3.834  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.972  ; 3.845  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.363  ; 4.210  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.999  ; 3.901  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.313  ; 4.170  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.782  ; 3.675  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.213  ; 4.095  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.484  ; 4.317  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.155  ; 4.067  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.164  ; 3.102  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.164  ; 3.102  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.196  ; 3.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.736  ; 3.636  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.140  ; 4.010  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.078 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.186 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.278  ; 8.626  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.298 ; 5.187 ; 5.734 ; 5.623 ;
; KEY[1]     ; GPIO_2[5]   ; 5.286 ;       ;       ; 5.379 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.126 ; 5.015 ; 5.553 ; 5.442 ;
; KEY[1]     ; GPIO_2[5]   ; 5.105 ;       ;       ; 5.201 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.329 ; 3.204 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.887 ; 4.745 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.887 ; 4.745 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.695 ; 3.570 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.989 ; 3.878 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.607 ; 4.465 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.630 ; 4.488 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.630 ; 4.488 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.467 ; 3.342 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.871 ; 3.746 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.878 ; 3.753 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.089 ; 3.964 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.089 ; 3.964 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.329 ; 3.204 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.089 ; 3.964 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.089 ; 3.964 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.607 ; 4.465 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.852 ; 2.727 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.379 ; 4.237 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.379 ; 4.237 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.203 ; 3.078 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.514 ; 3.403 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.110 ; 3.968 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.133 ; 3.991 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.133 ; 3.991 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.984 ; 2.859 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.372 ; 3.247 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.379 ; 3.254 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.582 ; 3.457 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.582 ; 3.457 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.852 ; 2.727 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.582 ; 3.457 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.582 ; 3.457 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.110 ; 3.968 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.241     ; 3.366     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.754     ; 4.896     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.754     ; 4.896     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.570     ; 3.695     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.859     ; 3.970     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.446     ; 4.588     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.486     ; 4.628     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.486     ; 4.628     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.348     ; 3.473     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.733     ; 3.858     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.735     ; 3.860     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.942     ; 4.067     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.942     ; 4.067     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.241     ; 3.366     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.942     ; 4.067     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.942     ; 4.067     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.446     ; 4.588     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.762     ; 2.887     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.246     ; 4.388     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.246     ; 4.388     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.078     ; 3.203     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.384     ; 3.495     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.950     ; 4.092     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.989     ; 4.131     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.989     ; 4.131     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.865     ; 2.990     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.235     ; 3.360     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.237     ; 3.362     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.436     ; 3.561     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.436     ; 3.561     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.762     ; 2.887     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.436     ; 3.561     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.436     ; 3.561     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.950     ; 4.092     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
Worst Case Available Settling Time: 37.987 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.280 ; -378.939      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.120 ; -74.531       ;
; CLOCK_50                                                 ; -0.786 ; -22.149       ;
; altera_reserved_tck                                      ; 46.306 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.140 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.145 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; altera_reserved_tck                                      ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.297 ; -182.977      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.642 ; -3.260        ;
; CLOCK_50                                                 ; 16.814 ; 0.000         ;
; altera_reserved_tck                                      ; 49.034 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.713 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.781 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.838 ; 0.000         ;
; CLOCK_50                                                 ; 1.185 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.750  ; 0.000         ;
; CLOCK_50                                                 ; 9.206  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.899 ; 0.000         ;
; altera_reserved_tck                                      ; 49.296 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -4.280 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.929      ;
; -4.257 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.909      ;
; -4.248 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.927     ; 3.896      ;
; -4.238 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.888      ;
; -4.220 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.872      ;
; -4.218 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.868      ;
; -4.199 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.851      ;
; -4.197 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.852      ;
; -4.197 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.847      ;
; -4.195 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.848      ;
; -4.188 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.839      ;
; -4.187 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.837      ;
; -4.186 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.835      ;
; -4.182 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.833      ;
; -4.178 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.831      ;
; -4.176 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.827      ;
; -4.176 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.831      ;
; -4.174 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.824      ;
; -4.174 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.827      ;
; -4.173 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.825      ;
; -4.172 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.824      ;
; -4.167 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.818      ;
; -4.167 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.820      ;
; -4.165 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.815      ;
; -4.165 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.814      ;
; -4.165 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.817      ;
; -4.164 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.817      ;
; -4.159 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.813      ;
; -4.157 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.810      ;
; -4.156 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.807      ;
; -4.155 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.804      ;
; -4.155 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.806      ;
; -4.154 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.806      ;
; -4.153 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.803      ;
; -4.151 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.804      ;
; -4.150 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.805      ;
; -4.150 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.800      ;
; -4.150 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.802      ;
; -4.149 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.804      ;
; -4.149 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.801      ;
; -4.148 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.798      ;
; -4.145 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.796      ;
; -4.144 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.919     ; 3.800      ;
; -4.142 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.791      ;
; -4.142 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.794      ;
; -4.142 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.795      ;
; -4.142 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.797      ;
; -4.141 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.790      ;
; -4.141 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.792      ;
; -4.140 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.791      ;
; -4.140 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.792      ;
; -4.139 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.790      ;
; -4.135 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.787      ;
; -4.134 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[12] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.785      ;
; -4.133 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.787      ;
; -4.133 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.782      ;
; -4.133 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.784      ;
; -4.132 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[26] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.783      ;
; -4.131 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.784      ;
; -4.131 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.786      ;
; -4.130 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.783      ;
; -4.130 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.783      ;
; -4.129 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.779      ;
; -4.127 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.782      ;
; -4.127 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.777      ;
; -4.126 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.781      ;
; -4.125 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.778      ;
; -4.125 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[20] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.779      ;
; -4.124 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.774      ;
; -4.123 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.774      ;
; -4.123 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[2]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.776      ;
; -4.122 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.773      ;
; -4.121 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.770      ;
; -4.119 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.774      ;
; -4.118 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a4~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 3.777      ;
; -4.118 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.770      ;
; -4.118 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.769      ;
; -4.117 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.768      ;
; -4.116 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.765      ;
; -4.116 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.770      ;
; -4.114 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.766      ;
; -4.112 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.765      ;
; -4.111 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[12] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.765      ;
; -4.111 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[24] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.762      ;
; -4.110 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[18] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.761      ;
; -4.109 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.927     ; 3.757      ;
; -4.108 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.761      ;
; -4.107 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[16] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.760      ;
; -4.107 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[10] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.757      ;
; -4.106 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.924     ; 3.757      ;
; -4.106 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.759      ;
; -4.105 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line6[0]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.757      ;
; -4.104 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.756      ;
; -4.104 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[0]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.757      ;
; -4.102 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[4]  ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a8~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.754      ;
; -4.102 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[12] ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.752      ;
; -4.100 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.922     ; 3.753      ;
; -4.099 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[10] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 3.749      ;
; -4.097 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[18] ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10~porta_address_reg0       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 3.756      ;
; -4.097 ; MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[2]  ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.926     ; 3.746      ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.120 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.743      ;
; -1.910 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 1.723      ;
; -1.910 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 1.723      ;
; -1.910 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 1.723      ;
; -1.910 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 1.723      ;
; -1.910 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 1.723      ;
; -1.910 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 1.723      ;
; -1.910 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 1.723      ;
; -1.910 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 1.723      ;
; -1.856 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.479      ;
; -1.856 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.479      ;
; -1.856 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.479      ;
; -1.856 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.479      ;
; -1.856 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.479      ;
; -1.856 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.479      ;
; -1.856 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.479      ;
; -1.856 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.479      ;
; -1.713 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.336      ;
; -1.713 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.336      ;
; -1.713 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 1.336      ;
; -1.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 1.324      ;
; -1.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 1.324      ;
; -1.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 1.324      ;
; -1.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 1.324      ;
; -1.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 1.324      ;
; -1.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 1.324      ;
; -1.702 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 1.324      ;
; -1.560 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.364     ; 1.357      ;
; -1.549 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.347      ;
; -1.549 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.347      ;
; -1.549 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.347      ;
; -1.549 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.347      ;
; -1.549 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.347      ;
; -1.549 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.347      ;
; -1.507 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.305      ;
; -1.507 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.305      ;
; -1.507 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.305      ;
; -1.507 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.305      ;
; -1.507 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.363     ; 1.305      ;
; -1.480 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 1.104      ;
; -1.480 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 1.104      ;
; -1.480 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 1.104      ;
; -1.273 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.897      ;
; -1.128 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 0.941      ;
; 5.133  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.386     ; 3.418      ;
; 5.133  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.386     ; 3.418      ;
; 5.133  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.386     ; 3.418      ;
; 5.144  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 3.406      ;
; 5.144  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 3.406      ;
; 5.144  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 3.406      ;
; 5.144  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 3.406      ;
; 5.144  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 3.406      ;
; 5.144  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 3.406      ;
; 5.144  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 3.406      ;
; 5.286  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.212     ; 3.439      ;
; 5.297  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[3]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.429      ;
; 5.297  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.429      ;
; 5.297  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[16]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.429      ;
; 5.297  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.429      ;
; 5.297  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.429      ;
; 5.297  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.429      ;
; 5.339  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[1]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.387      ;
; 5.339  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.387      ;
; 5.339  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.387      ;
; 5.339  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.387      ;
; 5.339  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.211     ; 3.387      ;
; 5.376  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 3.185      ;
; 5.376  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 3.185      ;
; 5.376  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 3.185      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.173      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.173      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.173      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.173      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.173      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.173      ;
; 5.387  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.173      ;
; 5.395  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 3.157      ;
; 5.395  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 3.157      ;
; 5.395  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 3.157      ;
; 5.444  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 3.117      ;
; 5.444  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 3.117      ;
; 5.444  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 3.117      ;
; 5.452  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 3.109      ;
; 5.452  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 3.109      ;
; 5.452  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 3.109      ;
; 5.455  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.105      ;
; 5.455  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.105      ;
; 5.455  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.105      ;
; 5.455  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.105      ;
; 5.455  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.105      ;
; 5.455  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.105      ;
; 5.455  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.105      ;
; 5.463  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.097      ;
; 5.463  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.097      ;
; 5.463  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.097      ;
; 5.463  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.097      ;
; 5.463  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.097      ;
; 5.463  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.097      ;
; 5.463  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.097      ;
; 5.529  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[19]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.206      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.786 ; mtl_controller:mtl_controller_inst|counter[6]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 2.105      ;
; -0.736 ; mtl_controller:mtl_controller_inst|counter[20]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.793      ; 2.053      ;
; -0.730 ; mtl_controller:mtl_controller_inst|Case_Reg[4]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 2.041      ;
; -0.720 ; mtl_controller:mtl_controller_inst|counter[30]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[30] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 2.038      ;
; -0.712 ; mtl_controller:mtl_controller_inst|counter[4]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 2.031      ;
; -0.709 ; mtl_controller:mtl_controller_inst|counter[2]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 2.027      ;
; -0.709 ; mtl_controller:mtl_controller_inst|Case_Reg[10]        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 2.020      ;
; -0.696 ; mtl_controller:mtl_controller_inst|counter[27]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[27] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 2.014      ;
; -0.695 ; mtl_controller:mtl_controller_inst|counter[13]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 2.014      ;
; -0.695 ; mtl_controller:mtl_controller_inst|counter[3]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 2.013      ;
; -0.692 ; mtl_controller:mtl_controller_inst|counter[0]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 2.011      ;
; -0.690 ; mtl_controller:mtl_controller_inst|counter[1]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 2.009      ;
; -0.690 ; mtl_controller:mtl_controller_inst|Case_Reg[2]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 2.001      ;
; -0.689 ; mtl_controller:mtl_controller_inst|counter[22]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.793      ; 2.006      ;
; -0.689 ; mtl_controller:mtl_controller_inst|counter[14]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.793      ; 2.006      ;
; -0.684 ; mtl_controller:mtl_controller_inst|counter[17]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.796      ; 2.004      ;
; -0.679 ; mtl_controller:mtl_controller_inst|counter[26]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[26] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.997      ;
; -0.676 ; mtl_controller:mtl_controller_inst|counter[15]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.796      ; 1.996      ;
; -0.669 ; mtl_controller:mtl_controller_inst|counter[23]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.987      ;
; -0.669 ; mtl_controller:mtl_controller_inst|Case_Reg[11]        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.980      ;
; -0.669 ; mtl_controller:mtl_controller_inst|Case_Reg[0]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.980      ;
; -0.667 ; mtl_controller:mtl_controller_inst|counter[31]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[31] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.985      ;
; -0.665 ; mtl_controller:mtl_controller_inst|counter[18]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.983      ;
; -0.663 ; mtl_controller:mtl_controller_inst|Case_Reg[1]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.974      ;
; -0.661 ; mtl_controller:mtl_controller_inst|counter[8]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 1.980      ;
; -0.659 ; mtl_controller:mtl_controller_inst|counter[28]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[28] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.977      ;
; -0.653 ; mtl_controller:mtl_controller_inst|counter[24]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[24] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.792      ; 1.969      ;
; -0.652 ; mtl_controller:mtl_controller_inst|counter[25]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[25] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.970      ;
; -0.651 ; mtl_controller:mtl_controller_inst|counter[7]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.798      ; 1.973      ;
; -0.650 ; mtl_controller:mtl_controller_inst|Case_Reg[9]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.961      ;
; -0.649 ; mtl_controller:mtl_controller_inst|counter[11]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.796      ; 1.969      ;
; -0.649 ; mtl_controller:mtl_controller_inst|Case_Reg[5]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.960      ;
; -0.648 ; mtl_controller:mtl_controller_inst|counter[19]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.966      ;
; -0.648 ; mtl_controller:mtl_controller_inst|counter[5]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.798      ; 1.970      ;
; -0.643 ; mtl_controller:mtl_controller_inst|counter[10]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.793      ; 1.960      ;
; -0.642 ; mtl_controller:mtl_controller_inst|Case_Reg[3]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.953      ;
; -0.639 ; mtl_controller:mtl_controller_inst|counter[21]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.957      ;
; -0.638 ; mtl_controller:mtl_controller_inst|Case_Reg[7]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.949      ;
; -0.635 ; mtl_controller:mtl_controller_inst|Case_Reg[6]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.946      ;
; -0.627 ; mtl_controller:mtl_controller_inst|Case_Reg[8]         ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_ipending_reg_irq1                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.938      ;
; -0.624 ; mtl_controller:mtl_controller_inst|counter[9]          ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.793      ; 1.941      ;
; -0.588 ; mtl_controller:mtl_controller_inst|counter[12]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.793      ; 1.905      ;
; -0.578 ; mtl_controller:mtl_controller_inst|counter[16]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.792      ; 1.894      ;
; -0.577 ; mtl_controller:mtl_controller_inst|counter[29]         ; MTL_SOPC:u0|mtl_interface_irq:mtl_interface_irq_0|avs_s0_readdata_reg[29] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.792      ; 1.893      ;
; 7.976  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.153      ; 12.164     ;
; 8.085  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.153      ; 12.055     ;
; 8.164  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.153      ; 11.976     ;
; 8.419  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 11.719     ;
; 8.528  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 11.610     ;
; 8.607  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 11.531     ;
; 8.950  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.153      ; 11.190     ;
; 9.393  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 10.745     ;
; 9.484  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.154      ; 10.657     ;
; 9.593  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.154      ; 10.548     ;
; 9.672  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.154      ; 10.469     ;
; 9.861  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 10.277     ;
; 10.304 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.149      ; 9.832      ;
; 10.393 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 9.745      ;
; 10.458 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.154      ; 9.683      ;
; 10.502 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 9.636      ;
; 10.581 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 9.557      ;
; 11.105 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 9.033      ;
; 11.367 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 8.771      ;
; 11.369 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.152      ; 8.770      ;
; 11.427 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 8.711      ;
; 11.536 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 8.602      ;
; 11.548 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.149      ; 8.588      ;
; 11.615 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 8.523      ;
; 11.767 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.047     ; 8.173      ;
; 12.210 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.049     ; 7.728      ;
; 12.278 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.149      ; 7.858      ;
; 12.328 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.620      ;
; 12.328 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.620      ;
; 12.328 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.620      ;
; 12.330 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.618      ;
; 12.330 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.618      ;
; 12.330 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.618      ;
; 12.331 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 7.807      ;
; 12.401 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.151      ; 7.737      ;
; 12.416 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[7]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[0]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.532      ;
; 12.416 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[7]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[1]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.532      ;
; 12.416 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[7]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.532      ;
; 12.423 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[23]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.525      ;
; 12.423 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[31]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.525      ;
; 12.423 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                          ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.525      ;
; 12.423 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                          ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.525      ;
; 12.423 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[25]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.525      ;
; 12.423 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.525      ;
; 12.423 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.525      ;
; 12.423 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.525      ;
; 12.423 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[6]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[28]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.525      ;
; 12.425 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[23]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.523      ;
; 12.425 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[31]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.523      ;
; 12.425 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[7]~reg0                          ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.523      ;
; 12.425 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[6]~reg0                          ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.523      ;
; 12.425 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[25]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.523      ;
; 12.425 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[11]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.523      ;
; 12.425 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[21]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.523      ;
; 12.425 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.523      ;
; 12.425 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_tag_field[4]    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[28]~reg0                         ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.523      ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 4.114      ;
; 46.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 4.111      ;
; 46.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.075      ;
; 46.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 4.052      ;
; 46.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.956      ;
; 46.477 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.951      ;
; 46.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.656      ;
; 46.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.602      ;
; 46.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.534      ;
; 46.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.521      ;
; 46.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.512      ;
; 46.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.468      ;
; 47.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.386      ;
; 47.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 3.386      ;
; 47.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.204      ;
; 47.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.181      ;
; 47.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.125      ;
; 47.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.122      ;
; 47.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.094      ;
; 47.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.934      ;
; 48.314 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.117      ;
; 48.401 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.033      ;
; 48.549 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.877      ;
; 48.633 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.794      ;
; 48.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.762      ;
; 48.729 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.697      ;
; 48.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.659      ;
; 48.771 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.666      ;
; 48.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.626      ;
; 48.853 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.584      ;
; 48.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.529      ;
; 48.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.533      ;
; 48.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.520      ;
; 48.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.498      ;
; 48.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.512      ;
; 49.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.433      ;
; 49.098 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.328      ;
; 49.120 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.304      ;
; 49.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.170      ;
; 49.615 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.813      ;
; 49.820 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.606      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.269      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.269      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.269      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.269      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.269      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.269      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.269      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.269      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.269      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.078      ;
; 96.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.075      ;
; 96.901 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.039      ;
; 96.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.033      ;
; 96.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.033      ;
; 96.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.033      ;
; 96.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.033      ;
; 96.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.033      ;
; 96.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.033      ;
; 96.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.033      ;
; 96.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.033      ;
; 96.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.033      ;
; 96.933 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.016      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.991      ;
; 96.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.989      ;
; 96.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.988      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.986      ;
; 96.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.952      ;
; 96.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.950      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.929      ;
; 97.022 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.927      ;
; 97.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.920      ;
; 97.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.915      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.882      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.882      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.882      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.882      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.882      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.882      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.882      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.882      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.882      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.877      ;
; 97.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.868      ;
; 97.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.861      ;
; 97.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.857      ;
; 97.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.858      ;
; 97.088 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.857      ;
; 97.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.854      ;
; 97.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.854      ;
; 97.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.853      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.140 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[0]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.144 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[17]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.147 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.473      ;
; 0.151 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.483      ;
; 0.152 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|writedata[5]                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[11]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mem_baddr[16]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.486      ;
; 0.158 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[8]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dst_regnum_from_M[0]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.482      ;
; 0.160 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.495      ;
; 0.162 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[6]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.495      ;
; 0.163 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[13]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.499      ;
; 0.165 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.498      ;
; 0.166 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.498      ;
; 0.166 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.501      ;
; 0.166 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.498      ;
; 0.166 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.495      ;
; 0.167 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.499      ;
; 0.167 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.499      ;
; 0.167 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.493      ;
; 0.170 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.493      ;
; 0.170 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.492      ;
; 0.172 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.494      ;
; 0.172 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                  ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.496      ;
; 0.175 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.506      ;
; 0.181 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.504      ;
; 0.186 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|break_on_reset                                           ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|break_on_reset                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|resetlatch                                               ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|resetlatch                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|jtag_break                                               ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|jtag_break                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_rd                                                        ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|jtag_rd                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                  ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                           ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                     ; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst|Config[1]                                                                                                                                    ; MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst|Config[1]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                              ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                             ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                    ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.145 ; sdram_control:sdram_control_inst|mDATAOUT[6]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.149 ; sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.152 ; sdram_control:sdram_control_inst|mDATAOUT[4]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.159 ; sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.164 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.172 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.178 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.508      ;
; 0.185 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                            ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                           ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                            ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                            ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.482      ;
; 0.201 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.329      ;
; 0.203 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.332      ;
; 0.204 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.334      ;
; 0.205 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.491      ;
; 0.211 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.496      ;
; 0.218 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.218 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.500      ;
; 0.220 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.222 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.343      ;
; 0.224 ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.345      ;
; 0.224 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.345      ;
; 0.224 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.506      ;
; 0.225 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.225 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.227 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.227 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.229 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.350      ;
; 0.229 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.350      ;
; 0.230 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.512      ;
; 0.232 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.353      ;
; 0.233 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.235 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.568      ;
; 0.251 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                            ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_controller_inst|newTouch                                                                                                                                                          ; mtl_controller:mtl_controller_inst|newTouch                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                                    ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                               ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; mtl_controller:mtl_controller_inst|read_green[6]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mtl_controller:mtl_controller_inst|read_green[4]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mtl_controller:mtl_controller_inst|read_green[2]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mtl_controller:mtl_controller_inst|read_green[0]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.246 ; mtl_controller:mtl_controller_inst|read_red[6]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.248 ; mtl_controller:mtl_controller_inst|read_blue[3]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.375      ;
; 0.254 ; mtl_controller:mtl_controller_inst|read_red[3]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.382      ;
; 0.267 ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|address_reg_a[1]           ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|out_address_reg_a[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                                                                     ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.277 ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.299 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; mtl_controller:mtl_controller_inst|counter[31]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[31]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|counter[7]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[7]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; mtl_controller:mtl_controller_inst|counter[25]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[25]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mtl_controller:mtl_controller_inst|counter[23]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[23]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mtl_controller:mtl_controller_inst|counter[9]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[9]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mtl_controller:mtl_controller_inst|counter[8]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|counter[24]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[24]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|counter[10]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[10]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; mtl_controller:mtl_controller_inst|counter[26]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[26]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.312 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.316 ; mtl_controller:mtl_controller_inst|counter[0]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[0]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.325 ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.335 ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.339 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.466      ;
; 0.341 ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.462      ;
; 0.345 ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.464      ;
; 0.372 ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.315      ;
; 0.372 ; mtl_controller:mtl_controller_inst|read_red[7]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.500      ;
; 0.373 ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.316      ;
; 0.376 ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.380 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.501      ;
; 0.394 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.410 ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.531      ;
; 0.433 ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.554      ;
; 0.441 ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|out_address_reg_a[1] ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.746      ;
; 0.448 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; mtl_controller:mtl_controller_inst|counter[15]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[16]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.572      ;
; 0.453 ; mtl_controller:mtl_controller_inst|counter[5]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[6]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; mtl_controller:mtl_controller_inst|counter[13]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[14]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; mtl_controller:mtl_controller_inst|counter[3]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[4]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|counter[21]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[22]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|counter[7]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[8]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|counter[1]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|counter[2]                                                                                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|counter[29]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[30]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|counter[19]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[20]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|counter[17]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[18]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|counter[11]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[12]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|counter[27]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[28]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                                    ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; mtl_controller:mtl_controller_inst|counter[23]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|counter[24]                                                                                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.297 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.928     ; 1.922      ;
; -2.297 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.928     ; 1.922      ;
; -2.220 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[0]                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.679      ;
; -2.220 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Reg[1]                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.679      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[0]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.678      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.678      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[2]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.678      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[3]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.678      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[4]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.678      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[5]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.678      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[6]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.678      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[7]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.678      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_X_Reg[8]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.678      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.674      ;
; -2.219 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.674      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                            ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.677      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.667      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.667      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.667      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.667      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 1.666      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.667      ;
; -2.213 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.668      ;
; -2.212 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 1.660      ;
; -2.212 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.666      ;
; -2.212 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 1.661      ;
; -2.212 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.103     ; 1.662      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 1.663      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.665      ;
; -2.210 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.664      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.668      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.668      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.668      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.668      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.668      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.668      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.668      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.668      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 1.668      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.663      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.660      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.661      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.103     ; 1.659      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 1.658      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 1.658      ;
; -2.209 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.661      ;
; -2.208 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.662      ;
; -2.203 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.660      ;
; -2.203 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.660      ;
; -2.203 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.660      ;
; -2.203 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.660      ;
; -2.203 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.660      ;
; -2.203 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.660      ;
; -2.203 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.660      ;
; -2.202 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.660      ;
; -2.202 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.660      ;
; -2.202 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.660      ;
; -2.202 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.660      ;
; -2.145 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.780      ;
; -2.145 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.780      ;
; -2.075 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.710      ;
; -2.075 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.710      ;
; -2.038 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.673      ;
; -2.038 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.673      ;
; -2.032 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 1.660      ;
; -2.032 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 1.660      ;
; -2.032 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 1.660      ;
; -2.032 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.927     ; 1.658      ;
; -1.930 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.565      ;
; -1.930 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.565      ;
; -1.897 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.532      ;
; -1.897 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.532      ;
; -1.821 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.456      ;
; -1.821 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 1.456      ;
; 28.326 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 1.856      ;
; 28.326 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 1.856      ;
; 28.326 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 1.856      ;
; 28.326 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 1.856      ;
; 28.326 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 1.856      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.642 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 1.442      ;
; -1.618 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 1.431      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.454  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.213      ;
; 5.505  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.216      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.386     ; 2.980      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.981      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.981      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.981      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.981      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 2.979      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 2.979      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 2.988      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 2.979      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 2.978      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 2.978      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 2.978      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 2.978      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.388     ; 2.978      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 2.979      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.985      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.387     ; 2.979      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.984      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.982      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.981      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.981      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.987      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.987      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.990      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.987      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.987      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.987      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.987      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.987      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.987      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 2.988      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 2.988      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 2.988      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 2.988      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 2.988      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 2.988      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.378     ; 2.988      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.987      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.814 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_readdatavalid_d1                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.124      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.044      ; 3.002      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
; 16.914 ; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 3.000      ;
+--------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.382      ;
; 49.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.382      ;
; 49.331 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.089      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.405      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.405      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.405      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.405      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.405      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.405      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.405      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.405      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.404      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.404      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.404      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.404      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.404      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.404      ;
; 97.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.404      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.405      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.405      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.405      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.405      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.405      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.405      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.403      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.403      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.403      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.403      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.403      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.403      ;
; 97.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.403      ;
; 97.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.404      ;
; 97.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.404      ;
; 97.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.404      ;
; 97.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.404      ;
; 97.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.404      ;
; 97.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.404      ;
; 97.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.404      ;
; 97.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.404      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.401      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.405      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.405      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.405      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.405      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.405      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.405      ;
; 97.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.405      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.398      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.398      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.398      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.398      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.398      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.398      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.398      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.394      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.394      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.394      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.394      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.394      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.394      ;
; 97.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.394      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.397      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.397      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.397      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.397      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.397      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.397      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.397      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.397      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.394      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.394      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.395      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.395      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.395      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.395      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.395      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.392      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.392      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.392      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.392      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.392      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.392      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.392      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.392      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.393      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.393      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.393      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.826      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.826      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.826      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.826      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.829      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.829      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.829      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.829      ;
; 0.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.860      ;
; 0.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.860      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.981      ;
; 0.862 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.974      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.988      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 0.987      ;
; 0.886 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.996      ;
; 0.886 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.996      ;
; 0.886 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.996      ;
; 0.886 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.996      ;
; 0.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.042      ;
; 0.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.042      ;
; 0.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.077      ;
; 1.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.158      ;
; 1.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.169      ;
; 1.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.169      ;
; 1.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.169      ;
; 1.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.169      ;
; 1.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.169      ;
; 1.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.182      ;
; 1.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.182      ;
; 1.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.182      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.211      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.106 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.226      ;
; 1.106 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.226      ;
; 1.106 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.226      ;
; 1.106 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.226      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.242      ;
; 1.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.283      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.781 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 1.083      ;
; 0.781 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 1.083      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 1.255      ;
; 1.168 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 1.263      ;
; 1.168 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 1.263      ;
; 1.168 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 1.263      ;
; 1.168 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 1.263      ;
; 1.405 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.528      ;
; 1.428 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.536      ;
; 1.428 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.536      ;
; 1.428 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.536      ;
; 1.428 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.536      ;
; 1.523 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.648      ;
; 1.532 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.658      ;
; 1.546 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.656      ;
; 1.546 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.656      ;
; 1.546 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.656      ;
; 1.546 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.656      ;
; 1.546 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.656      ;
; 1.546 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.656      ;
; 1.546 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.656      ;
; 1.546 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.656      ;
; 1.555 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.666      ;
; 1.555 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.666      ;
; 1.555 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.666      ;
; 1.555 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.666      ;
; 1.555 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.666      ;
; 1.555 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.666      ;
; 1.555 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.666      ;
; 1.555 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.666      ;
; 1.726 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.293      ;
; 1.726 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.293      ;
; 1.808 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.375      ;
; 1.808 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.375      ;
; 1.889 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.456      ;
; 1.889 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.456      ;
; 1.898 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.465      ;
; 1.898 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.465      ;
; 1.949 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.612     ; 1.510      ;
; 1.949 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.612     ; 1.510      ;
; 1.949 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.612     ; 1.510      ;
; 1.950 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.615     ; 1.508      ;
; 2.036 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.603      ;
; 2.036 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.603      ;
; 2.108 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.675      ;
; 2.108 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.606     ; 1.675      ;
; 2.127 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.790     ; 1.510      ;
; 2.127 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.790     ; 1.510      ;
; 2.127 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.790     ; 1.510      ;
; 2.127 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.790     ; 1.510      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.791     ; 1.510      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.791     ; 1.510      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.791     ; 1.510      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.791     ; 1.510      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.791     ; 1.510      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.791     ; 1.510      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.791     ; 1.510      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                     ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.783     ; 1.523      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.512      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.799     ; 1.507      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[0]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.789     ; 1.518      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[1]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.789     ; 1.518      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[2]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.789     ; 1.518      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[3]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.789     ; 1.518      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[4]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.789     ; 1.518      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.789     ; 1.518      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[6]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.789     ; 1.518      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[7]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.789     ; 1.518      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|Counter_Y_Reg[8]                                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.789     ; 1.518      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.513      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.797     ; 1.510      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.796     ; 1.511      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.798     ; 1.509      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.799     ; 1.508      ;
; 2.134 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.796     ; 1.511      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.795     ; 1.513      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.800     ; 1.508      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.794     ; 1.514      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.838 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.160      ; 1.233      ;
; 0.857 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.146      ; 1.238      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.876 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.824      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.939      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.952      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.952      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.952      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.952      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.952      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.952      ;
; 2.142 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 1.443      ;
; 2.161 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.897     ; 1.448      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 1.525      ;
; 2.243 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.897     ; 1.530      ;
; 2.305 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 1.606      ;
; 2.314 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 1.615      ;
; 2.324 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.897     ; 1.611      ;
; 2.333 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.897     ; 1.620      ;
; 2.452 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 1.753      ;
; 2.471 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.897     ; 1.758      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 1.825      ;
; 2.543 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.897     ; 1.830      ;
; 2.584 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.893     ; 1.875      ;
; 2.609 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.907     ; 1.886      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.059      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.059      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.059      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.059      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.059      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.059      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.059      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.059      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.060      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.057      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.057      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.057      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.060      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.060      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.060      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.060      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.060      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.060      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.057      ;
; 2.759 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.057      ;
; 2.772 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.056      ;
; 2.772 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.056      ;
; 2.772 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.056      ;
; 2.772 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.056      ;
; 2.772 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.056      ;
; 2.772 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.897     ; 2.059      ;
; 2.772 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.897     ; 2.059      ;
; 2.776 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.060      ;
; 2.776 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.060      ;
; 2.776 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.060      ;
; 2.776 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.060      ;
; 2.776 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.060      ;
; 2.776 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.060      ;
; 2.776 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.060      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.108      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.108      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.108      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.108      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.108      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.108      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.108      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 2.108      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.109      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.106      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.106      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.106      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.109      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.109      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.109      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.109      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.109      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.883     ; 2.109      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.106      ;
; 2.808 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.886     ; 2.106      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                           ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.185 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.509      ;
; 1.185 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.508      ;
; 1.376 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.697      ;
; 1.376 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.697      ;
; 1.376 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.697      ;
; 1.376 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.697      ;
; 1.376 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.697      ;
; 1.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.520      ;
; 1.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.520      ;
; 1.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.520      ;
; 1.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.520      ;
; 1.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.520      ;
; 1.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.520      ;
; 1.389 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.520      ;
; 1.392 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.516      ;
; 1.392 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.516      ;
; 1.392 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.516      ;
; 1.392 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.516      ;
; 1.392 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.516      ;
; 1.392 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.516      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.393 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.517      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.513      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.514      ;
; 1.394 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.510      ;
; 1.399 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.513      ;
; 1.399 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.513      ;
; 1.399 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.513      ;
; 1.399 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.513      ;
; 1.399 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.513      ;
; 1.399 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.513      ;
; 1.399 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.513      ;
; 1.399 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.513      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0   ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[0]                                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[1]                                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[4]                                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[5]                                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[6]                                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                                        ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0  ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                 ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                 ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                 ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a136~porta_address_reg0                                                                                                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a136~porta_we_reg                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a40~porta_we_reg                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a8~porta_we_reg                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a104~porta_address_reg0                                                                                                               ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a104~porta_we_reg                                                                                                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a128~porta_address_reg0                                                                                                               ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a128~porta_we_reg                                                                                                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a16~porta_we_reg                                                                                                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a72~porta_address_reg0                                                                                                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a72~porta_we_reg                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a136~porta_bytena_reg0                                                                                                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a136~porta_datain_reg0                                                                                                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a40~porta_bytena_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a64~porta_address_reg0                                                                                                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a64~porta_we_reg                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a96~porta_address_reg0                                                                                                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a96~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a0~porta_we_reg                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a104~porta_bytena_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a104~porta_datain_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a112~porta_address_reg0                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a112~porta_we_reg                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a120~porta_address_reg0                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a120~porta_we_reg                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a128~porta_bytena_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a144~porta_address_reg0                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a144~porta_we_reg                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a24~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a32~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a48~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a56~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a72~porta_bytena_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a80~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a80~porta_we_reg                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a88~porta_address_reg0                                                                                                                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ram_block1a88~porta_we_reg                                                                                                                      ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_bht_data[0]                                                                                                                                                                                                                                                   ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_bht_data[1]                                                                                                                                                                                                                                                   ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                     ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vbg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_address_reg0 ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16~porta_re_reg       ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19~porta_address_reg0 ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19~porta_re_reg       ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_address_reg0 ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48~porta_re_reg       ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_address_reg0  ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8~porta_re_reg        ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_address_reg0        ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1~porta_re_reg              ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a49~porta_address_reg0       ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a49~porta_re_reg             ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a10                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a11                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12~porta_address_reg0 ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12~porta_re_reg       ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a16                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a17                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a18                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a19                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a20                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a21                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a22                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a23                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a32                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a33                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a34                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a35                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a40                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a41                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a42                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a43                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a44                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a45                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a46                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a47                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a48                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a49                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a50                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a51                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a52                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a53                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a54                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a55                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a60                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a61                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a62                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a63                    ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a8                     ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a9                     ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a1                           ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10~porta_address_reg0       ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10~porta_re_reg             ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a15                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a2                           ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a23                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a25                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a26                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a3                           ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a31                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a38                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a39                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a47                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a49                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a52                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a53                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a54                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a55                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a56                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a57                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a58                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a59                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a60                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a61                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a62                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a63                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a66                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a68                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a69                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a7                           ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a70                          ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a71                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a12                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a13                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a14                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a15                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a24                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a36                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a37                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a38                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a39                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_address_reg0  ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ram_block1a5~porta_re_reg        ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a10                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a11                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a12                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a13                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a14                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a34                          ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|altsyncram:ram_block1a0|altsyncram_ck83:auto_generated|ram_block1a35                          ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                                              ;
; 49.309 ; 49.525       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                           ;
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                     ;
; 49.333 ; 49.517       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.333 ; 49.517       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.333 ; 49.517       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                     ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                       ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                       ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                       ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                       ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                       ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                       ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                       ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 1.080 ; 1.906 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.080 ; 1.906 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.021 ; 1.813 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.058 ; 1.847 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 2.697 ; 3.486 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 2.697 ; 3.486 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.189 ; 0.635 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 0.876 ; 1.621 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 2.188 ; 3.053 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 2.789 ; 3.644 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 2.789 ; 3.644 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.590 ; 3.414 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.459 ; 3.225 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.414 ; 3.188 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.180 ; 2.925 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.455 ; 3.264 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.573 ; 3.389 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.911 ; 2.631 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.590 ; 3.414 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.413 ; 3.235 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.297 ; 3.055 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.368 ; 3.130 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.397 ; 3.187 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.485 ; 3.246 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.066 ; 2.807 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.298 ; 3.060 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.067 ; 2.812 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.544 ; 3.320 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.415 ; 1.816 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 3.200 ; 3.784 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.739 ; -1.525 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -0.739 ; -1.525 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.806 ; -1.581 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.840 ; -1.613 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.006 ; -0.440 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -0.738 ; -1.509 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.006 ; -0.440 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.658 ; -1.404 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.890 ; -1.646 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -2.344 ; -3.188 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.344 ; -3.188 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.518 ; -2.225 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -2.048 ; -2.807 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -2.005 ; -2.772 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.778 ; -2.508 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -2.040 ; -2.833 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -2.153 ; -2.953 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.518 ; -2.225 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -2.170 ; -2.977 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.002 ; -2.805 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.889 ; -2.632 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.958 ; -2.705 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.991 ; -2.771 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -2.075 ; -2.828 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.668 ; -2.395 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.890 ; -2.637 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.669 ; -2.399 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -2.130 ; -2.899 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.212  ; -0.157 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.238 ; -0.668 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.417  ; 6.692  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.388  ; 3.408  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 6.417  ; 6.692  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 3.425  ; 3.369  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.909  ; 5.856  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.591  ; 3.640  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 3.513  ; 3.550  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 3.861  ; 3.927  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 3.527  ; 3.560  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.909  ; 5.856  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.386  ; 3.393  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.382  ; 3.378  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 14.476 ; 14.426 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 13.057 ; 13.245 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 14.476 ; 14.426 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 3.702  ; 3.474  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.265  ; 2.236  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.645  ; 2.680  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.465  ; 2.447  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.972  ; 3.024  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.474  ; 2.461  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.704  ; 2.714  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.838  ; 2.875  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 3.702  ; 3.474  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.841  ; 3.585  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.509  ; 2.521  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.841  ; 3.585  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.514  ; 2.527  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.800  ; 2.851  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.512  ; 2.523  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.265  ; 2.236  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.736  ; 2.763  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.500  ; 2.492  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.888  ; 2.947  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.951  ; 2.997  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.794  ; 2.842  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.591  ; 2.607  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.503  ; 2.512  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.951  ; 2.997  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.356  ; 2.351  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.774  ; 2.816  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.704  ; 2.721  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.857  ; 2.887  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.494  ; 2.484  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.847 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.827 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.656  ; 2.712  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.484  ; 2.513  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.338  ; 2.371  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.411  ; 2.441  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.161  ; 2.156  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.315  ; 2.330  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.174  ; 2.178  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.283  ; 2.293  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.047  ; 2.035  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.430  ; 2.492  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.468  ; 2.497  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.656  ; 2.712  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.523  ; 2.572  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.292  ; 2.337  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.331  ; 2.362  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.295  ; 2.311  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.331  ; 2.362  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.645  ; 2.700  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.318  ; 2.339  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.937  ; 3.731  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.209  ; 4.437  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.957  ; 4.071  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.209  ; 4.437  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.898  ; 2.949  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.422  ; 3.573  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.736  ; 3.883  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.728  ; 3.872  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.465  ; 3.526  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.076  ; 3.079  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.229  ; 3.253  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.261  ; 3.359  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.170  ; 3.261  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.445  ; 3.488  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.028  ; 3.086  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.336  ; 3.325  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.477  ; 3.454  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.324  ; 3.316  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.330  ; 2.365  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.324  ; 2.365  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.330  ; 2.355  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.703  ; 2.762  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.931  ; 3.021  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.488 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.517 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.541  ; 7.025  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.274  ; 3.253  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.274  ; 3.291  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 4.268  ; 4.312  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 3.309  ; 3.253  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 3.393  ; 3.426  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.468  ; 3.512  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 3.393  ; 3.426  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 3.727  ; 3.788  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 3.406  ; 3.436  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.755  ; 5.693  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.272  ; 3.282  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.269  ; 3.267  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 4.725  ; 4.908  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 4.725  ; 4.908  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 6.136  ; 6.098  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 1.960  ; 1.930  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 1.960  ; 1.930  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.322  ; 2.354  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.153  ; 2.133  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.636  ; 2.683  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.161  ; 2.146  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.382  ; 2.389  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.506  ; 2.540  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 3.398  ; 3.169  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 1.960  ; 1.930  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.191  ; 2.201  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.531  ; 3.273  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.196  ; 2.207  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.470  ; 2.517  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.194  ; 2.202  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 1.960  ; 1.930  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.413  ; 2.436  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.187  ; 2.176  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.554  ; 2.609  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.044  ; 2.037  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.464  ; 2.509  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.269  ; 2.283  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.185  ; 2.191  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.615  ; 2.657  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.044  ; 2.037  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.445  ; 2.484  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.378  ; 2.391  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.524  ; 2.551  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.181  ; 2.168  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.746  ; 1.732  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.169  ; 2.194  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.026  ; 2.056  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.096  ; 2.123  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.855  ; 1.849  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.003  ; 2.016  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.868  ; 1.870  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.972  ; 1.980  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.746  ; 1.732  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.114  ; 2.172  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.154  ; 2.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.334  ; 2.386  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.206  ; 2.251  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.982  ; 2.024  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.984  ; 1.997  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.984  ; 1.997  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.019  ; 2.047  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.324  ; 2.374  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.006  ; 2.024  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.622  ; 3.412  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.329  ; 2.295  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.326  ; 3.460  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.593  ; 3.727  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.329  ; 2.295  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.654  ; 2.732  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.039  ; 3.135  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.074  ; 3.130  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.851  ; 2.941  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.477  ; 2.515  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.487  ; 2.533  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.711  ; 2.780  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.504  ; 2.551  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.684  ; 2.749  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.334  ; 2.368  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.628  ; 2.687  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.785  ; 2.844  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.621  ; 2.683  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.012  ; 2.039  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.012  ; 2.049  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.017  ; 2.039  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.380  ; 2.433  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.598  ; 2.682  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.353  ; 5.836  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.536 ; 3.471 ; 4.281 ; 4.216 ;
; KEY[1]     ; GPIO_2[5]   ; 3.463 ;       ;       ; 3.848 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.420 ; 3.355 ; 4.160 ; 4.095 ;
; KEY[1]     ; GPIO_2[5]   ; 3.353 ;       ;       ; 3.742 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.127 ; 2.053 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.087 ; 2.994 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.087 ; 2.994 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.339 ; 2.265 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.496 ; 2.431 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.915 ; 2.822 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.940 ; 2.847 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.940 ; 2.847 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.192 ; 2.118 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.432 ; 2.358 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.439 ; 2.365 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.558 ; 2.484 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.558 ; 2.484 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.127 ; 2.053 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.558 ; 2.484 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.558 ; 2.484 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.915 ; 2.822 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.820 ; 1.746 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.752 ; 2.659 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.752 ; 2.659 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.024 ; 1.950 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.182 ; 2.117 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.587 ; 2.494 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.611 ; 2.518 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.611 ; 2.518 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.882 ; 1.808 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.113 ; 2.039 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.120 ; 2.046 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.234 ; 2.160 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.234 ; 2.160 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.820 ; 1.746 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.234 ; 2.160 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.234 ; 2.160 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.587 ; 2.494 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.118     ; 2.192     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.184     ; 3.277     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.184     ; 3.277     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.340     ; 2.414     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.546     ; 2.611     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.986     ; 3.079     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.013     ; 3.106     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.013     ; 3.106     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.179     ; 2.253     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.449     ; 2.523     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.460     ; 2.534     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.598     ; 2.672     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.598     ; 2.672     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.118     ; 2.192     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.598     ; 2.672     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.598     ; 2.672     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.986     ; 3.079     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.809     ; 1.883     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.841     ; 2.934     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.841     ; 2.934     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.022     ; 2.096     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.227     ; 2.292     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.652     ; 2.745     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.677     ; 2.770     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.677     ; 2.770     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.867     ; 1.941     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.126     ; 2.200     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.137     ; 2.211     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.270     ; 2.344     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.270     ; 2.344     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.809     ; 1.883     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.270     ; 2.344     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.270     ; 2.344     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.652     ; 2.745     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
Worst Case Available Settling Time: 38.748 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -7.783   ; 0.140 ; -4.399   ; 0.713   ; 4.741               ;
;  CLOCK_50                                                 ; -1.720   ; 0.140 ; 14.722   ; 1.185   ; 9.206               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.783   ; 0.186 ; -4.399   ; 0.781   ; 14.884              ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.792   ; 0.145 ; -2.921   ; 0.838   ; 4.741               ;
;  altera_reserved_tck                                      ; 43.150   ; 0.186 ; 47.829   ; 0.713   ; 49.296              ;
; Design-wide TNS                                           ; -889.86  ; 0.0   ; -349.152 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; -47.931  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -706.114 ; 0.000 ; -343.356 ; 0.000   ; 0.000               ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -135.815 ; 0.000 ; -5.796   ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 1.900 ; 2.522 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.899 ; 2.522 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.838 ; 2.380 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.900 ; 2.412 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 4.486 ; 5.054 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 4.486 ; 5.054 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.260 ; 0.635 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.570 ; 2.052 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.971 ; 4.585 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.906 ; 5.470 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.906 ; 5.470 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.464 ; 5.044 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.243 ; 4.779 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.201 ; 4.720 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.745 ; 4.241 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.208 ; 4.782 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.448 ; 5.008 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.291 ; 3.788 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.464 ; 5.044 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.153 ; 4.718 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.975 ; 4.460 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.109 ; 4.583 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.158 ; 4.717 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.326 ; 4.806 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.555 ; 4.056 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.994 ; 4.474 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.565 ; 4.066 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.417 ; 4.946 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.274 ; 3.439 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.480 ; 7.778 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.739 ; -1.525 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -0.739 ; -1.525 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.806 ; -1.581 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.840 ; -1.613 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.063  ; -0.097 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -0.738 ; -1.509 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.063  ; -0.097 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.658 ; -1.404 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.890 ; -1.646 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -2.344 ; -3.188 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.344 ; -3.188 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.518 ; -2.225 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -2.048 ; -2.807 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -2.005 ; -2.772 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.778 ; -2.508 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -2.040 ; -2.833 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -2.153 ; -2.953 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.518 ; -2.225 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -2.170 ; -2.977 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.002 ; -2.805 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.889 ; -2.632 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.958 ; -2.705 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.991 ; -2.771 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -2.075 ; -2.828 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.668 ; -2.395 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.890 ; -2.637 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.669 ; -2.399 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -2.130 ; -2.899 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.212  ; -0.157 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.238 ; -0.668 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 11.241 ; 11.237 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.824  ; 5.759  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 11.241 ; 11.237 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 5.906  ; 5.737  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 9.601  ; 9.339  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.184  ; 6.136  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.005  ; 5.972  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.626  ; 6.578  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.028  ; 5.993  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 9.601  ; 9.339  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.757  ; 5.794  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.715  ; 5.762  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 24.930 ; 24.728 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 23.074 ; 23.199 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 24.930 ; 24.728 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 5.733  ; 5.423  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.841  ; 3.803  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.554  ; 4.490  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.219  ; 4.153  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.106  ; 5.063  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.235  ; 4.183  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.637  ; 4.564  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.878  ; 4.794  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.733  ; 5.423  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.941  ; 5.598  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.252  ; 4.213  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.941  ; 5.598  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.260  ; 4.225  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.770  ; 4.742  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.270  ; 4.222  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.842  ; 3.801  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.680  ; 4.647  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.270  ; 4.219  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.865  ; 4.894  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.087  ; 5.032  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.770  ; 4.725  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.440  ; 4.374  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.255  ; 4.177  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 5.087  ; 5.032  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.990  ; 3.940  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.751  ; 4.670  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.637  ; 4.588  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.866  ; 4.852  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.254  ; 4.195  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.620  ; 4.569  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.317  ; 4.257  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.016  ; 3.977  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.169  ; 4.109  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.745  ; 3.668  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.978  ; 3.917  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.750  ; 3.683  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.936  ; 3.864  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.514  ; 3.456  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.223  ; 4.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.281  ; 4.230  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.620  ; 4.569  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.376  ; 4.331  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.961  ; 3.944  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.029  ; 3.973  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.966  ; 3.881  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.029  ; 3.973  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.559  ; 4.552  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.992  ; 3.921  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.186  ; 5.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.329  ; 7.362  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.878  ; 6.820  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.329  ; 7.362  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.057  ; 4.952  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.980  ; 5.975  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.549  ; 6.511  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.505  ; 6.474  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.909  ; 5.928  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.236  ; 5.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.500  ; 5.470  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.645  ; 5.585  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.529  ; 5.478  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.890  ; 5.827  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.293  ; 5.203  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.692  ; 5.548  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.959  ; 5.772  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.671  ; 5.605  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.998  ; 3.948  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.970  ; 3.922  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.998  ; 3.948  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.650  ; 4.626  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.083  ; 5.053  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.254 ; 11.774 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.274  ; 3.253  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.274  ; 3.291  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 4.268  ; 4.312  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 3.309  ; 3.253  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 3.393  ; 3.426  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.468  ; 3.512  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 3.393  ; 3.426  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 3.727  ; 3.788  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 3.406  ; 3.436  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.755  ; 5.693  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.272  ; 3.282  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.269  ; 3.267  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 4.725  ; 4.908  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 4.725  ; 4.908  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 6.136  ; 6.098  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 1.960  ; 1.930  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 1.960  ; 1.930  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.322  ; 2.354  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.153  ; 2.133  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.636  ; 2.683  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.161  ; 2.146  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.382  ; 2.389  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.506  ; 2.540  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 3.398  ; 3.169  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 1.960  ; 1.930  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.191  ; 2.201  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.531  ; 3.273  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.196  ; 2.207  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.470  ; 2.517  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.194  ; 2.202  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 1.960  ; 1.930  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.413  ; 2.436  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.187  ; 2.176  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.554  ; 2.609  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.044  ; 2.037  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.464  ; 2.509  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.269  ; 2.283  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.185  ; 2.191  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.615  ; 2.657  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.044  ; 2.037  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.445  ; 2.484  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.378  ; 2.391  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.524  ; 2.551  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.181  ; 2.168  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.746  ; 1.732  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.169  ; 2.194  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.026  ; 2.056  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.096  ; 2.123  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.855  ; 1.849  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.003  ; 2.016  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.868  ; 1.870  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.972  ; 1.980  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.746  ; 1.732  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.114  ; 2.172  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.154  ; 2.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.334  ; 2.386  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.206  ; 2.251  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.982  ; 2.024  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.984  ; 1.997  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.984  ; 1.997  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.019  ; 2.047  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.324  ; 2.374  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.006  ; 2.024  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.622  ; 3.412  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.329  ; 2.295  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.326  ; 3.460  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.593  ; 3.727  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.329  ; 2.295  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.654  ; 2.732  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.039  ; 3.135  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.074  ; 3.130  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.851  ; 2.941  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.477  ; 2.515  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.487  ; 2.533  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.711  ; 2.780  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.504  ; 2.551  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.684  ; 2.749  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.334  ; 2.368  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.628  ; 2.687  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.785  ; 2.844  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.621  ; 2.683  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.012  ; 2.039  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.012  ; 2.049  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.017  ; 2.039  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.380  ; 2.433  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.598  ; 2.682  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.353  ; 5.836  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 6.021 ; 5.901 ; 6.548 ; 6.428 ;
; KEY[1]     ; GPIO_2[5]   ; 5.849 ;       ;       ; 5.894 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.420 ; 3.355 ; 4.160 ; 4.095 ;
; KEY[1]     ; GPIO_2[5]   ; 3.353 ;       ;       ; 3.742 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 6931         ; 0          ; 68       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; > 2147483647 ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 44           ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35611        ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1046         ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 61           ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7706         ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 6931         ; 0          ; 68       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; > 2147483647 ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 44           ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35611        ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1046         ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 61           ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7706         ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 279      ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 1968     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 99       ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1621     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 279      ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 1968     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 99       ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1621     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 408   ; 408  ;
; Unconstrained Output Ports      ; 79    ; 79   ;
; Unconstrained Output Port Paths ; 160   ; 160  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Mar 21 17:00:13 2016
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.783            -706.114 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.792            -135.815 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.720             -47.931 CLOCK_50 
    Info (332119):    43.150               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 CLOCK_50 
    Info (332119):     0.305               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -4.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.399            -343.356 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.921              -5.796 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.722               0.000 CLOCK_50 
    Info (332119):    47.829               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.282               0.000 altera_reserved_tck 
    Info (332119):     1.434               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.614               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.038               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.741
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.741               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.443               0.000 CLOCK_50 
    Info (332119):    14.884               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.494               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
    Info (332114): Worst Case Available Settling Time: 37.747 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.914
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.914            -622.312 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.364            -121.075 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.497             -39.317 CLOCK_50 
    Info (332119):    43.878               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 CLOCK_50 
    Info (332119):     0.295               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -3.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.890            -297.388 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.572              -5.104 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.311               0.000 CLOCK_50 
    Info (332119):    48.115               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.165               0.000 altera_reserved_tck 
    Info (332119):     1.300               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.455               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.822               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.742               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.461               0.000 CLOCK_50 
    Info (332119):    14.890               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.447               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
    Info (332114): Worst Case Available Settling Time: 37.987 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.280            -378.939 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.120             -74.531 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.786             -22.149 CLOCK_50 
    Info (332119):    46.306               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 CLOCK_50 
    Info (332119):     0.145               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -2.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.297            -182.977 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.642              -3.260 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.814               0.000 CLOCK_50 
    Info (332119):    49.034               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.713               0.000 altera_reserved_tck 
    Info (332119):     0.781               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.838               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.185               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):    14.899               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.296               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
    Info (332114): Worst Case Available Settling Time: 38.748 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 834 megabytes
    Info: Processing ended: Mon Mar 21 17:00:25 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:14


