# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../SDDR_TT_TEST.srcs/sim_1/imports/new/test_tb.vhd" \

# Do not sort compile order
nosort
