{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540419832263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540419832263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 19:23:52 2018 " "Processing started: Wed Oct 24 19:23:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540419832263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540419832263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX_3x1_3SEL -c MUX_3x1_3SEL " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX_3x1_3SEL -c MUX_3x1_3SEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540419832263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1540419832764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x1_3sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3x1_3sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3x1_3SEL-behavioral " "Found design unit 1: MUX_3x1_3SEL-behavioral" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540419833280 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3x1_3SEL " "Found entity 1: MUX_3x1_3SEL" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540419833280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540419833280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_3x1_3sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_3x1_3sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_MUX_3x1_3SEL-behavioral " "Found design unit 1: TB_MUX_3x1_3SEL-behavioral" {  } { { "TB_MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/TB_MUX_3x1_3SEL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540419833284 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_MUX_3x1_3SEL " "Found entity 1: TB_MUX_3x1_3SEL" {  } { { "TB_MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/TB_MUX_3x1_3SEL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540419833284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540419833284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX_3x1_3SEL " "Elaborating entity \"MUX_3x1_3SEL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540419833341 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[0\] MUX_3x1_3SEL.vhd(34) " "Inferred latch for \"o_ID\[0\]\" at MUX_3x1_3SEL.vhd(34)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833349 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[1\] MUX_3x1_3SEL.vhd(34) " "Inferred latch for \"o_ID\[1\]\" at MUX_3x1_3SEL.vhd(34)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833349 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[2\] MUX_3x1_3SEL.vhd(34) " "Inferred latch for \"o_ID\[2\]\" at MUX_3x1_3SEL.vhd(34)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833349 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[3\] MUX_3x1_3SEL.vhd(34) " "Inferred latch for \"o_ID\[3\]\" at MUX_3x1_3SEL.vhd(34)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833350 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[4\] MUX_3x1_3SEL.vhd(34) " "Inferred latch for \"o_ID\[4\]\" at MUX_3x1_3SEL.vhd(34)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833350 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[5\] MUX_3x1_3SEL.vhd(34) " "Inferred latch for \"o_ID\[5\]\" at MUX_3x1_3SEL.vhd(34)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833350 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[6\] MUX_3x1_3SEL.vhd(34) " "Inferred latch for \"o_ID\[6\]\" at MUX_3x1_3SEL.vhd(34)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833350 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[7\] MUX_3x1_3SEL.vhd(34) " "Inferred latch for \"o_ID\[7\]\" at MUX_3x1_3SEL.vhd(34)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833350 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[0\] MUX_3x1_3SEL.vhd(29) " "Inferred latch for \"o_S\[0\]\" at MUX_3x1_3SEL.vhd(29)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833350 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[1\] MUX_3x1_3SEL.vhd(29) " "Inferred latch for \"o_S\[1\]\" at MUX_3x1_3SEL.vhd(29)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833350 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[2\] MUX_3x1_3SEL.vhd(29) " "Inferred latch for \"o_S\[2\]\" at MUX_3x1_3SEL.vhd(29)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833350 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[3\] MUX_3x1_3SEL.vhd(29) " "Inferred latch for \"o_S\[3\]\" at MUX_3x1_3SEL.vhd(29)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833351 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[4\] MUX_3x1_3SEL.vhd(29) " "Inferred latch for \"o_S\[4\]\" at MUX_3x1_3SEL.vhd(29)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833351 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[5\] MUX_3x1_3SEL.vhd(29) " "Inferred latch for \"o_S\[5\]\" at MUX_3x1_3SEL.vhd(29)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833351 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[6\] MUX_3x1_3SEL.vhd(29) " "Inferred latch for \"o_S\[6\]\" at MUX_3x1_3SEL.vhd(29)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833351 "|MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[7\] MUX_3x1_3SEL.vhd(29) " "Inferred latch for \"o_S\[7\]\" at MUX_3x1_3SEL.vhd(29)" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540419833351 "|MUX_3x1_3SEL"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "o_S\[0\]\$latch " "LATCH primitive \"o_S\[0\]\$latch\" is permanently enabled" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1540419833975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "o_S\[1\]\$latch " "LATCH primitive \"o_S\[1\]\$latch\" is permanently enabled" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1540419833975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "o_S\[2\]\$latch " "LATCH primitive \"o_S\[2\]\$latch\" is permanently enabled" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1540419833976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "o_S\[3\]\$latch " "LATCH primitive \"o_S\[3\]\$latch\" is permanently enabled" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1540419833976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "o_S\[4\]\$latch " "LATCH primitive \"o_S\[4\]\$latch\" is permanently enabled" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1540419833976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "o_S\[5\]\$latch " "LATCH primitive \"o_S\[5\]\$latch\" is permanently enabled" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1540419833976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "o_S\[6\]\$latch " "LATCH primitive \"o_S\[6\]\$latch\" is permanently enabled" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1540419833976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "o_S\[7\]\$latch " "LATCH primitive \"o_S\[7\]\$latch\" is permanently enabled" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1540419833976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_ID\[1\] GND " "Pin \"o_ID\[1\]\" is stuck at GND" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540419834413 "|MUX_3x1_3SEL|o_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ID\[2\] GND " "Pin \"o_ID\[2\]\" is stuck at GND" {  } { { "MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540419834413 "|MUX_3x1_3SEL|o_ID[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1540419834413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1540419834590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540419835214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540419835214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540419835902 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540419835902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540419835902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540419835902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540419836052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 19:23:56 2018 " "Processing ended: Wed Oct 24 19:23:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540419836052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540419836052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540419836052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540419836052 ""}
