INFO: [VRFC 10-163] Analyzing VHDL file "E:/Project/xk265/xk265/xk265.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_proc_sys_reset_0_0/sim/fdma_mig_ddr_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fdma_mig_ddr_proc_sys_reset_0_0'
