{"Source Block": ["oh/ecfg/hdl/ecfg.v@242:252@HdlStmAssign", "       ecfg_cfgrx_reg[4:0] <= 5'b0;\n     else if (ecfg_cfgrx_write)\n       ecfg_cfgrx_reg[4:0] <= mi_din[4:0];\n\n   assign ecfg_rx_enable        = ecfg_cfgrx_reg[0];\n   assign ecfg_rx_mmu_mode      = ecfg_cfgrx_reg[1];   \n   assign ecfg_rx_gpio_mode     = ecfg_cfgrx_reg[3:2]==2'b01;\n   assign ecfg_rx_monitor_mode  = ecfg_cfgrx_reg[4];\n\n   //###########################\n   //# ESYSCFGCLK\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@235:249", "   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];\n\n   //###########################\n   //# ESYSCFGRX\n   //###########################\n   always @ (posedge mi_clk)\n     if(hw_reset)\n       ecfg_cfgrx_reg[4:0] <= 5'b0;\n     else if (ecfg_cfgrx_write)\n       ecfg_cfgrx_reg[4:0] <= mi_din[4:0];\n\n   assign ecfg_rx_enable        = ecfg_cfgrx_reg[0];\n   assign ecfg_rx_mmu_mode      = ecfg_cfgrx_reg[1];   \n   assign ecfg_rx_gpio_mode     = ecfg_cfgrx_reg[3:2]==2'b01;\n   assign ecfg_rx_monitor_mode  = ecfg_cfgrx_reg[4];\n"], ["oh/ecfg/hdl/ecfg.v@243:253", "     else if (ecfg_cfgrx_write)\n       ecfg_cfgrx_reg[4:0] <= mi_din[4:0];\n\n   assign ecfg_rx_enable        = ecfg_cfgrx_reg[0];\n   assign ecfg_rx_mmu_mode      = ecfg_cfgrx_reg[1];   \n   assign ecfg_rx_gpio_mode     = ecfg_cfgrx_reg[3:2]==2'b01;\n   assign ecfg_rx_monitor_mode  = ecfg_cfgrx_reg[4];\n\n   //###########################\n   //# ESYSCFGCLK\n   //###########################\n"], ["oh/ecfg/hdl/ecfg.v@244:254", "       ecfg_cfgrx_reg[4:0] <= mi_din[4:0];\n\n   assign ecfg_rx_enable        = ecfg_cfgrx_reg[0];\n   assign ecfg_rx_mmu_mode      = ecfg_cfgrx_reg[1];   \n   assign ecfg_rx_gpio_mode     = ecfg_cfgrx_reg[3:2]==2'b01;\n   assign ecfg_rx_monitor_mode  = ecfg_cfgrx_reg[4];\n\n   //###########################\n   //# ESYSCFGCLK\n   //###########################\n    always @ (posedge mi_clk)\n"], ["oh/ecfg/hdl/ecfg.v@241:251", "     if(hw_reset)\n       ecfg_cfgrx_reg[4:0] <= 5'b0;\n     else if (ecfg_cfgrx_write)\n       ecfg_cfgrx_reg[4:0] <= mi_din[4:0];\n\n   assign ecfg_rx_enable        = ecfg_cfgrx_reg[0];\n   assign ecfg_rx_mmu_mode      = ecfg_cfgrx_reg[1];   \n   assign ecfg_rx_gpio_mode     = ecfg_cfgrx_reg[3:2]==2'b01;\n   assign ecfg_rx_monitor_mode  = ecfg_cfgrx_reg[4];\n\n   //###########################\n"]], "Diff Content": {"Delete": [[247, "   assign ecfg_rx_mmu_mode      = ecfg_cfgrx_reg[1];   \n"]], "Add": []}}