$version Generated by VerilatedVcd $end
$date Thu Oct 17 01:33:40 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire 32 ' io_addrr [31:0] $end
  $var wire 32 ) io_dataOut [31:0] $end
  $var wire  1 % io_load $end
  $var wire  1 & io_store $end
  $var wire 32 ( io_storedata [31:0] $end
  $var wire  1 $ reset $end
  $scope module DataMem $end
   $var wire  1 # clock $end
   $var wire 32 ' io_addrr [31:0] $end
   $var wire 32 ) io_dataOut [31:0] $end
   $var wire  1 % io_load $end
   $var wire  1 & io_store $end
   $var wire 32 ( io_storedata [31:0] $end
   $var wire 10 + mem__T_20_addr [9:0] $end
   $var wire 32 * mem__T_20_data [31:0] $end
   $var wire 10 + mem__T_24_addr [9:0] $end
   $var wire 32 ( mem__T_24_data [31:0] $end
   $var wire  1 & mem__T_24_en $end
   $var wire  1 , mem__T_24_mask $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b0000000000 +
1,
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
1&
b00000000000000000000000000001010 (
#11
1#
b00000000000000000000000000001010 )
b00000000000000000000000000001010 *
#12
0#
1%
0&
b00000000000000000000000000000000 (
#13
1#
#14
0#
#15
1#
