Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Fri Dec 21 20:04:30 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 238 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
   line 278
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 120 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 175 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 189 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 231 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 104 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 156 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 48 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 72 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 95 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 111 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 177 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb3_lpddr -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 304 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 72 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 88 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 111 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 156 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 189 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/axi4_0_wrapper/system_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mcb3_lpddr_wrapper INSTANCE:mcb3_lpddr -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_mcb3_lpddr_wrapper.ngc
../system_mcb3_lpddr_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/mcb3_lpddr_wrapper/system_mcb3_lpddr_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mcb3_lpddr_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_mcb3_lpddr_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ethernet_mac_wrapper INSTANCE:ethernet_mac -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 278 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_ethernet_mac_wrapper.ngc
../system_ethernet_mac_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/ethernet_mac_wrapper/system_ethernet_mac_wrapper.ngc" ...
Loading design module "../system_ethernet_mac_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_ethernet_mac_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ethernet_mac_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 363.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementatio
n 

Using Flow File:
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementatio
n/fpga.flw 
Using Option File(s): 
 C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system.ngc" ...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_ethernet_mac_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_dip_switches_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_usb_uart_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_mcb3_lpddr_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi4_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_intc_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_leds_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_ethernet_mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implement
   ation/system_ethernet_mac_wrapper.ncf(4)], is specified without a duration. 
   This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_mcb3_lpddr_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  51 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:46590856) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:46590856) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:81cb3e66) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a77d058d) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a77d058d) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a77d058d) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a77d058d) REAL time: 26 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a77d058d) REAL time: 26 secs 

Phase 9.8  Global Placement
.........................
..................................................................
........................................................................
................................................................
......................................
Phase 9.8  Global Placement (Checksum:4b6ae4fd) REAL time: 1 mins 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4b6ae4fd) REAL time: 1 mins 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:cbf59e68) REAL time: 1 mins 16 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:cbf59e68) REAL time: 1 mins 16 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:36623a30) REAL time: 1 mins 17 secs 

Total REAL time to Placer completion: 1 mins 17 secs 
Total CPU  time to Placer completion: 1 mins 13 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,231 out of  11,440   28
    Number used as Flip Flops:               3,228
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,947 out of   5,720   69
    Number used as logic:                    3,656 out of   5,720   63
      Number using O6 output only:           2,682
      Number using O5 output only:              76
      Number using O5 and O6:                  898
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     87
      Number with same-slice register load:     79
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,391 out of   1,430   97
  Nummber of MUXCYs used:                      696 out of   2,860   24
  Number of LUT Flip Flop pairs used:        4,342
    Number with an unused Flip Flop:         1,457 out of   4,342   33
    Number with an unused LUT:                 395 out of   4,342    9
    Number of fully used LUT-FF pairs:       2,490 out of   4,342   57
    Number of unique control sets:             304
    Number of slice register sites lost
      to control set restrictions:           1,264 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        71 out of     200   35
    Number of LOCed IOBs:                       71 out of      71  100
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     200    5
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.82

Peak Memory Usage:  507 MB
Total REAL time to MAP completion:  1 mins 22 secs 
Total CPU time to MAP completion:   1 mins 17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.3\ISE_DS\ISE\;C:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13330)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,231 out of  11,440   28
    Number used as Flip Flops:               3,228
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,947 out of   5,720   69
    Number used as logic:                    3,656 out of   5,720   63
      Number using O6 output only:           2,682
      Number using O5 output only:              76
      Number using O5 and O6:                  898
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     87
      Number with same-slice register load:     79
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,391 out of   1,430   97
  Nummber of MUXCYs used:                      696 out of   2,860   24
  Number of LUT Flip Flop pairs used:        4,342
    Number with an unused Flip Flop:         1,457 out of   4,342   33
    Number with an unused LUT:                 395 out of   4,342    9
    Number of fully used LUT-FF pairs:       2,490 out of   4,342   57
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        71 out of     200   35
    Number of LOCed IOBs:                       71 out of      71  100
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     200    5
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 27628 unrouted;      REAL time: 9 secs 

Phase  2  : 23146 unrouted;      REAL time: 10 secs 

Phase  3  : 10509 unrouted;      REAL time: 16 secs 

Phase  4  : 10509 unrouted; (Setup:0, Hold:2148, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 
Total REAL time to Router completion: 30 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1217 |  0.751     |  2.142      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   61 |  0.108     |  1.500      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   16 |  0.843     |  4.348      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  1.156     |  1.795      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  2.720     |  4.118      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.059      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.230      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.977ns|    13.023ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.329ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.815ns|     1.185ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.965ns|     1.035ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.800ns|    14.857ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.294ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    11.035ns|     8.471ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.388ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.440ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.452ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     2.348ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.820ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.090ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.148ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     9.295ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     4.480ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.721ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.492ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.424ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.398ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.824ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     13.023ns|            0|            0|            0|       319244|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     13.023ns|          N/A|            0|            0|       319244|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 31 secs 

Peak Memory Usage:  443 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.3\ISE_DS\ISE\;C:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13330)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 319790 paths, 2 nets, and 22853 connections

Design statistics:
   Minimum period:  14.857ns (Maximum frequency:  67.308MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.185ns


Analysis completed Fri Dec 21 20:14:04 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 9 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.3\ISE_DS\ISE\;C:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Fri Dec 21 20:14:11 2012

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Dec 21 22:02:10 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_b;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_b;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing MCB3_LPDDR.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing DIP_Switches_4Bits.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Dec 21 22:02:27 2012
 xsdk.exe -hwspec C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Jan 09 23:01:42 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_intc_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_axi4_0_wrapper.ngc implementation/system_usb_uart_wrapper.ngc implementation/system_mcb3_lpddr_wrapper.ngc implementation/system_leds_4bits_wrapper.ngc implementation/system_ethernet_mac_wrapper.ngc implementation/system_dip_switches_4bits_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Jan 09 23:02:44 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 238 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
   line 278
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 120 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 175 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 189 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 231 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 104 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 156 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 48 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 72 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 95 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 111 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 177 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb3_lpddr -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 304 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 72 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 88 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 111 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 156 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 189 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/axi4_0_wrapper/system_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mcb3_lpddr_wrapper INSTANCE:mcb3_lpddr -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_mcb3_lpddr_wrapper.ngc
../system_mcb3_lpddr_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/mcb3_lpddr_wrapper/system_mcb3_lpddr_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mcb3_lpddr_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_mcb3_lpddr_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ethernet_mac_wrapper INSTANCE:ethernet_mac -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\system.mhs
line 278 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_ethernet_mac_wrapper.ngc
../system_ethernet_mac_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/ethernet_mac_wrapper/system_ethernet_mac_wrapper.ngc" ...
Loading design module "../system_ethernet_mac_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_ethernet_mac_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ethernet_mac_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 342.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementatio
n 

Using Flow File:
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementatio
n/fpga.flw 
Using Option File(s): 
 C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system.ngc" ...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_ethernet_mac_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_dip_switches_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_usb_uart_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_mcb3_lpddr_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi4_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_intc_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_leds_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_ethernet_mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implement
   ation/system_ethernet_mac_wrapper.ncf(4)], is specified without a duration. 
   This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_mcb3_lpddr_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01/xps/implementati
on/system_microblaze_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  51 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:46590856) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:46590856) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:81cb3e66) REAL time: 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a77d058d) REAL time: 23 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a77d058d) REAL time: 23 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a77d058d) REAL time: 23 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a77d058d) REAL time: 23 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a77d058d) REAL time: 23 secs 

Phase 9.8  Global Placement
.........................
..................................................................
........................................................................
................................................................
......................................
Phase 9.8  Global Placement (Checksum:4b6ae4fd) REAL time: 1 mins 6 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4b6ae4fd) REAL time: 1 mins 6 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:cbf59e68) REAL time: 1 mins 13 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:cbf59e68) REAL time: 1 mins 13 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:36623a30) REAL time: 1 mins 13 secs 

Total REAL time to Placer completion: 1 mins 14 secs 
Total CPU  time to Placer completion: 1 mins 13 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,231 out of  11,440   28
    Number used as Flip Flops:               3,228
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,947 out of   5,720   69
    Number used as logic:                    3,656 out of   5,720   63
      Number using O6 output only:           2,682
      Number using O5 output only:              76
      Number using O5 and O6:                  898
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     87
      Number with same-slice register load:     79
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,391 out of   1,430   97
  Nummber of MUXCYs used:                      696 out of   2,860   24
  Number of LUT Flip Flop pairs used:        4,342
    Number with an unused Flip Flop:         1,457 out of   4,342   33
    Number with an unused LUT:                 395 out of   4,342    9
    Number of fully used LUT-FF pairs:       2,490 out of   4,342   57
    Number of unique control sets:             304
    Number of slice register sites lost
      to control set restrictions:           1,264 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        71 out of     200   35
    Number of LOCed IOBs:                       71 out of      71  100
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     200    5
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.82

Peak Memory Usage:  510 MB
Total REAL time to MAP completion:  1 mins 18 secs 
Total CPU time to MAP completion:   1 mins 17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.3\ISE_DS\ISE\;C:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13330)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,231 out of  11,440   28
    Number used as Flip Flops:               3,228
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,947 out of   5,720   69
    Number used as logic:                    3,656 out of   5,720   63
      Number using O6 output only:           2,682
      Number using O5 output only:              76
      Number using O5 and O6:                  898
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     87
      Number with same-slice register load:     79
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,391 out of   1,430   97
  Nummber of MUXCYs used:                      696 out of   2,860   24
  Number of LUT Flip Flop pairs used:        4,342
    Number with an unused Flip Flop:         1,457 out of   4,342   33
    Number with an unused LUT:                 395 out of   4,342    9
    Number of fully used LUT-FF pairs:       2,490 out of   4,342   57
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        71 out of     200   35
    Number of LOCed IOBs:                       71 out of      71  100
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     200    5
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 27628 unrouted;      REAL time: 9 secs 

Phase  2  : 23146 unrouted;      REAL time: 10 secs 

Phase  3  : 10509 unrouted;      REAL time: 16 secs 

Phase  4  : 10509 unrouted; (Setup:0, Hold:2148, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 27 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 27 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1217 |  0.751     |  2.142      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   61 |  0.108     |  1.500      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   16 |  0.843     |  4.348      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  1.156     |  1.795      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  2.720     |  4.118      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.059      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.230      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.977ns|    13.023ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.329ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.815ns|     1.185ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.965ns|     1.035ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.800ns|    14.857ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.294ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    11.035ns|     8.471ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.388ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.440ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.452ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     2.348ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.820ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.090ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.148ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     9.295ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     4.480ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.721ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.492ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.424ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.398ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.824ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     13.023ns|            0|            0|            0|       319244|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     13.023ns|          N/A|            0|            0|       319244|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  439 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.3\ISE_DS\ISE\;C:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13330)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 319790 paths, 2 nets, and 22853 connections

Design statistics:
   Minimum period:  14.857ns (Maximum frequency:  67.308MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.185ns


Analysis completed Wed Jan 09 23:11:48 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 9 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.3/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.3/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.3\ISE_DS\ISE\;C:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Wed Jan 09 23:11:54 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jan 09 23:12:35 2013
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Jan 09 23:12:35 2013
 xsdk.exe -hwspec C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_3_01\xps\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Mar 19 20:30:57 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
   line 278
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 48 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 61 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 88 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 104 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 111 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 143 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 177 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 189 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 204 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 220 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 264 - Copying cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 278 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 304 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 104 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 156 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 95 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\system.mhs
line 156 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 41.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementatio
n/fpga.flw 
Using Option File(s): 
 C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system.ngc" ...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_ethernet_mac_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_dip_switches_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_usb_uart_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_mcb3_lpddr_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_axi4_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_intc_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_leds_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_ethernet_mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implement
   ation/system_ethernet_mac_wrapper.ncf(4)], is specified without a duration. 
   This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_mcb3_lpddr_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/DRC_Dev/AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01/xps/implementati
on/system_microblaze_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:46590856) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:46590856) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:81cb3e66) REAL time: 20 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a77d058d) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a77d058d) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a77d058d) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a77d058d) REAL time: 26 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a77d058d) REAL time: 26 secs 

Phase 9.8  Global Placement
.........................
..................................................................
........................................................................
................................................................
......................................
Phase 9.8  Global Placement (Checksum:4b6ae4fd) REAL time: 1 mins 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4b6ae4fd) REAL time: 1 mins 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:cbf59e68) REAL time: 1 mins 16 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:cbf59e68) REAL time: 1 mins 16 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:36623a30) REAL time: 1 mins 16 secs 

Total REAL time to Placer completion: 1 mins 17 secs 
Total CPU  time to Placer completion: 1 mins 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,231 out of  11,440   28
    Number used as Flip Flops:               3,228
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,947 out of   5,720   69
    Number used as logic:                    3,656 out of   5,720   63
      Number using O6 output only:           2,682
      Number using O5 output only:              76
      Number using O5 and O6:                  898
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     87
      Number with same-slice register load:     79
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,391 out of   1,430   97
  Number of MUXCYs used:                       696 out of   2,860   24
  Number of LUT Flip Flop pairs used:        4,342
    Number with an unused Flip Flop:         1,457 out of   4,342   33
    Number with an unused LUT:                 395 out of   4,342    9
    Number of fully used LUT-FF pairs:       2,490 out of   4,342   57
    Number of unique control sets:             304
    Number of slice register sites lost
      to control set restrictions:           1,264 out of  11,440   11

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        71 out of     200   35
    Number of LOCed IOBs:                       71 out of      71  100
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     200    5
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.82

Peak Memory Usage:  513 MB
Total REAL time to MAP completion:  1 mins 21 secs 
Total CPU time to MAP completion:   1 mins 16 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13330)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,231 out of  11,440   28
    Number used as Flip Flops:               3,228
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,947 out of   5,720   69
    Number used as logic:                    3,656 out of   5,720   63
      Number using O6 output only:           2,682
      Number using O5 output only:              76
      Number using O5 and O6:                  898
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     87
      Number with same-slice register load:     79
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,391 out of   1,430   97
  Number of MUXCYs used:                       696 out of   2,860   24
  Number of LUT Flip Flop pairs used:        4,342
    Number with an unused Flip Flop:         1,457 out of   4,342   33
    Number with an unused LUT:                 395 out of   4,342    9
    Number of fully used LUT-FF pairs:       2,490 out of   4,342   57
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        71 out of     200   35
    Number of LOCed IOBs:                       71 out of      71  100
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     200    5
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 27628 unrouted;      REAL time: 9 secs 

Phase  2  : 23146 unrouted;      REAL time: 10 secs 

Phase  3  : 10509 unrouted;      REAL time: 16 secs 

Phase  4  : 10509 unrouted; (Setup:0, Hold:2148, Component Switching Limit:0)     REAL time: 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1273, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 
Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1217 |  0.751     |  2.142      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   61 |  0.108     |  1.500      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   16 |  0.843     |  4.348      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  1.156     |  1.795      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  2.720     |  4.118      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.059      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.230      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.977ns|    13.023ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.329ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.815ns|     1.185ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.965ns|     1.035ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.800ns|    14.857ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.294ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    11.035ns|     8.471ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.388ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.440ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.452ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     2.348ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.820ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.090ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.148ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     9.295ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     4.480ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.721ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.492ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.424ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.398ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.824ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     13.023ns|            0|            0|            0|       319244|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     13.023ns|          N/A|            0|            0|       319244|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  443 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13330)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 319790 paths, 2 nets, and 22853 connections

Design statistics:
   Minimum period:  14.857ns (Maximum frequency:  67.308MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.185ns


Analysis completed Tue Mar 19 20:35:07 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 9 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Tue Mar 19 20:35:14 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Mar 19 22:20:13 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v1_01_b;d=ds787
   _axi_ethernetlite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing MCB3_LPDDR.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing DIP_Switches_4Bits.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Mar 19 22:20:32 2013
 xsdk.exe -hwspec C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Mar 19 22:31:16 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Mar 19 22:31:16 2013
 xsdk.exe -hwspec C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\DRC_Dev\AvtS6LX9MicroBoard_SW201_LwIP_Apps_14_4_01\xps\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>
Assigned Driver mimtlu 1.00.a for instance mimtlu_0
mimtlu_0 has been added to the project
WARNING:EDK:2137 - Peripheral mimtlu_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK - Use LEDs_4Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_66_6667MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: mimtlu_0
mimtlu_0 has been deleted from the project
Assigned Driver mimtlu 1.00.a for instance mimtlu_0
mimtlu_0 has been added to the project
WARNING:EDK:2137 - Peripheral mimtlu_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK - Use LEDs_4Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_66_6667MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: mimtlu_0
mimtlu_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Assigned Driver mimtlu 1.00.a for instance mimtlu_0
mimtlu_0 has been added to the project
WARNING:EDK:2137 - Peripheral mimtlu_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK - Use LEDs_4Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_66_6667MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: mimtlu_0
mimtlu_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Assigned Driver mimtlu 1.00.a for instance mimtlu_0
mimtlu_0 has been added to the project
WARNING:EDK:2137 - Peripheral mimtlu_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK - Use LEDs_4Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_66_6667MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: mimtlu_0
Make instance mimtlu_0 port TEST external with net as port name
Instance mimtlu_0 port TEST connector undefined, using mimtlu_0_TEST
Make instance mimtlu_0 port CLOCK_Y2 external with net as port name
Instance mimtlu_0 port CLOCK_Y2 connector undefined, using mimtlu_0_CLOCK_Y2
Make instance mimtlu_0 port BUSY_DUT, external with net as port name
Instance mimtlu_0 port BUSY_DUT, connector undefined, using mimtlu_0_BUSY_DUT,
Make instance mimtlu_0 port USER_CLOCK external with net as port name
Instance mimtlu_0 port USER_CLOCK connector undefined, using mimtlu_0_USER_CLOCK
Make instance mimtlu_0 port TRIGGER_DUT external with net as port name
Instance mimtlu_0 port TRIGGER_DUT connector undefined, using mimtlu_0_TRIGGER_DUT
Make instance mimtlu_0 port TRIGGER_COPY external with net as port name
Instance mimtlu_0 port TRIGGER_COPY connector undefined, using mimtlu_0_TRIGGER_COPY
Make instance mimtlu_0 port BUSY_COPY external with net as port name
Instance mimtlu_0 port BUSY_COPY connector undefined, using mimtlu_0_BUSY_COPY

********************************************************************************
At Local date and time: Thu Apr 18 14:26:26 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

ERROR:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is
   not set.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc6slx9' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is mbenoit, on host PCLCD05.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.12 was available for part
   'xc6slx9'.
   ERROR:Security:12 - No 'xc6slx9' feature version 2012.12 was available (-5),
        so 'XPS_TDP' may not be used.

   No such feature exists.
   Feature:       XPS
   License path: 
   C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE/coregen/core_licenses\Xilinx.lic;C:\Xili
   nx\14.4\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.4\ISE_DS
   \EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-5,357.  System Error: 2 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".No such feature exists.
   Feature:       xc6slx9
   License path: 
   C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE/coregen/core_licenses\Xilinx.lic;C:\Xili
   nx\14.4\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.4\ISE_DS
   \EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-5,357
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:26:36 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

ERROR:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is
   not set.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc6slx9' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is mbenoit, on host PCLCD05.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.12 was available for part
   'xc6slx9'.
   ERROR:Security:12 - No 'xc6slx9' feature version 2012.12 was available (-5),
        so 'XPS_TDP' may not be used.

   No such feature exists.
   Feature:       XPS
   License path: 
   C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE/coregen/core_licenses\Xilinx.lic;C:\Xili
   nx\14.4\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.4\ISE_DS
   \EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-5,357.  System Error: 2 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".No such feature exists.
   Feature:       xc6slx9
   License path: 
   C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE/coregen/core_licenses\Xilinx.lic;C:\Xili
   nx\14.4\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.4\ISE_DS
   \EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-5,357
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Apr 18 14:29:38 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

ERROR:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is
   not set.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc6slx9' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is mbenoit, on host PCLCD05.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.12 was available for part
   'xc6slx9'.
   ERROR:Security:12 - No 'xc6slx9' feature version 2012.12 was available (-5),
        so 'XPS_TDP' may not be used.

   No such feature exists.
   Feature:       XPS
   License path: 
   C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE/coregen/core_licenses\Xilinx.lic;C:\Xili
   nx\14.4\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.4\ISE_DS
   \EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-5,357.  System Error: 2 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".No such feature exists.
   Feature:       xc6slx9
   License path: 
   C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE/coregen/core_licenses\Xilinx.lic;C:\Xili
   nx\14.4\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.4\ISE_DS
   \EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-5,357
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:30:20 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

ERROR:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is
   not set.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc6slx9' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is mbenoit, on host PCLCD05.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.12 was available for part
   'xc6slx9'.
   ERROR:Security:12 - No 'xc6slx9' feature version 2012.12 was available (-5),
        so 'XPS_TDP' may not be used.

   No such feature exists.
   Feature:       XPS
   License path: 
   C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE/coregen/core_licenses\Xilinx.lic;C:\Xili
   nx\14.4\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.4\ISE_DS
   \EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-5,357.  System Error: 2 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".No such feature exists.
   Feature:       xc6slx9
   License path: 
   C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE/coregen/core_licenses\Xilinx.lic;C:\Xili
   nx\14.4\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.4\ISE_DS
   \EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-5,357
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:31:39 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 196 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:104 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 173: Cannot find <top> in library <mimtlu_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 151: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/axi4lite_0_wrapp
er/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:33:44 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:104 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 173: Cannot find <top> in library <mimtlu_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 151: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_mimtlu_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:37:03 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:69 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 173: <top> is not declared.
ERROR:HDLCompiler:461 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 173: If you are trying to directly instantiate a design entity, please use expanded name.
ERROR:HDLCompiler:854 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 151: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:40:43 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:104 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 176: Cannot find <top> in library <mimtlu_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 154: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:44:05 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:104 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 176: Cannot find <top> in library <mimtlu_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 154: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui

********************************************************************************
At Local date and time: Thu Apr 18 14:49:57 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:69 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" Line 134: <clk_y2> is not declared.
ERROR:HDLCompiler:854 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" Line 59: Unit <behavioral> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_mimtlu_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:51:00 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 20: Syntax error near ":".
ERROR:HDLCompiler:854 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 13: Unit <system_mimtlu_0_wrapper> ignored due to previous errors.
ERROR:HDLCompiler:374 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 45: Entity <system_mimtlu_0_wrapper> is not yet compiled.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 49: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 50: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 51: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 52: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 53: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 54: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 55: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 56: <string> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 57: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 58: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 59: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 60: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 63: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 64: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 65: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 66: <std_logic> is not declared.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:52:38 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 20: Syntax error near ":".
ERROR:HDLCompiler:854 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 13: Unit <system_mimtlu_0_wrapper> ignored due to previous errors.
ERROR:HDLCompiler:374 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 45: Entity <system_mimtlu_0_wrapper> is not yet compiled.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 49: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 50: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 51: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 52: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 53: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 54: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 55: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 56: <string> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 57: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 58: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 59: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 60: <integer> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 63: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 64: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 65: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\hdl\system_mimtlu_0_wrapper.vhd" Line 66: <std_logic> is not declared.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_mimtlu_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui

********************************************************************************
At Local date and time: Thu Apr 18 14:55:14 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:821 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" Line 166: Target slice is 16 elements ; value is 32 elements
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 14:56:28 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1401 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 176: Signal slv_reg0[31] in unit user_logic(4,32) is connected to following multiple drivers:
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 15:01:27 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 31.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" ...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_dip_switc
hes_4bits_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_usb_uart_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_proc_sys_
reset_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_clock_gen
erator_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mimtlu_0_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_debug_mod
ule_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi_timer
_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_leds_4bit
s_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethern
   et_mac_wrapper.ncf(4)], is specified without a duration.  This will result in
   a lack of hold time checks in timing reports.  If hold time checks are
   desired a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ea2e6bc3) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 78 IOs, 71 are locked
   and 7 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:ea2e6bc3) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:13145013) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:103e9b54) REAL time: 38 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:103e9b54) REAL time: 38 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:103e9b54) REAL time: 38 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:f5646a3c) REAL time: 38 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:e47079f5) REAL time: 39 secs 

Phase 9.8  Global Placement
..........................
.........................................................................
..................................................................................................
..................................................................................................
........................................................
Phase 9.8  Global Placement (Checksum:1d974bd7) REAL time: 1 mins 43 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1d974bd7) REAL time: 1 mins 43 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:b8b437af) REAL time: 1 mins 53 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b8b437af) REAL time: 1 mins 53 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f3ec207f) REAL time: 1 mins 53 secs 

Total REAL time to Placer completion: 1 mins 54 secs 
Total CPU  time to Placer completion: 1 mins 48 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,329 out of  11,440   29
    Number used as Flip Flops:               3,326
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,123 out of   5,720   72
    Number used as logic:                    3,840 out of   5,720   67
      Number using O6 output only:           2,830
      Number using O5 output only:              97
      Number using O5 and O6:                  913
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     79
      Number with same-slice register load:     65
      Number with same-slice carry load:        10
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 1,410 out of   1,430   98
  Number of MUXCYs used:                       724 out of   2,860   25
  Number of LUT Flip Flop pairs used:        4,557
    Number with an unused Flip Flop:         1,575 out of   4,557   34
    Number with an unused LUT:                 434 out of   4,557    9
    Number of fully used LUT-FF pairs:       2,548 out of   4,557   55
    Number of unique control sets:             307
    Number of slice register sites lost
      to control set restrictions:           1,254 out of  11,440   10

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        78 out of     200   39
    Number of LOCed IOBs:                       71 out of      78   91
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  508 MB
Total REAL time to MAP completion:  2 mins 
Total CPU time to MAP completion:   1 mins 53 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13486)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,329 out of  11,440   29
    Number used as Flip Flops:               3,326
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,123 out of   5,720   72
    Number used as logic:                    3,840 out of   5,720   67
      Number using O6 output only:           2,830
      Number using O5 output only:              97
      Number using O5 and O6:                  913
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     79
      Number with same-slice register load:     65
      Number with same-slice carry load:        10
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 1,410 out of   1,430   98
  Number of MUXCYs used:                       724 out of   2,860   25
  Number of LUT Flip Flop pairs used:        4,557
    Number with an unused Flip Flop:         1,575 out of   4,557   34
    Number with an unused LUT:                 434 out of   4,557    9
    Number of fully used LUT-FF pairs:       2,548 out of   4,557   55
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        78 out of     200   39
    Number of LOCed IOBs:                       71 out of      78   91
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 28544 unrouted;      REAL time: 13 secs 

Phase  2  : 23955 unrouted;      REAL time: 14 secs 

Phase  3  : 10767 unrouted;      REAL time: 22 secs 

Phase  4  : 10767 unrouted; (Setup:0, Hold:675, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:680, Component Switching Limit:0)     REAL time: 37 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:680, Component Switching Limit:0)     REAL time: 37 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:680, Component Switching Limit:0)     REAL time: 37 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:680, Component Switching Limit:0)     REAL time: 37 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
Total REAL time to Router completion: 39 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 | BUFGMUX_X3Y13| No   | 1253 |  0.690     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   60 |  0.117     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out |  BUFGMUX_X2Y4| No   |    2 |  0.001     |  1.403      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y2_pi |              |      |      |            |             |
|             n_BUFGP |  BUFGMUX_X2Y1| No   |   18 |  0.755     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   19 |  1.598     |  2.569      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  0.631     |  4.094      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  2.879     |  3.883      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.388      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.167      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.868ns|    13.132ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.300ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.304ns|     1.696ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     5.180ns|     0.820ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     7.218ns|    19.377ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.159ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.638ns|     9.605ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.360ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.443ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.427ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     2.424ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.375ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.145ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.612ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     9.708ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.334ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.873ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     2.780ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.986ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.030ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.877ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     13.132ns|            0|            0|            0|       320535|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     13.132ns|          N/A|            0|            0|       320535|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 46 secs 
Total CPU time to PAR completion: 39 secs 

Peak Memory Usage:  454 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13486)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 321081 paths, 2 nets, and 23357 connections

Design statistics:
   Minimum period:  19.377ns (Maximum frequency:  51.608MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.696ns


Analysis completed Thu Apr 18 15:06:37 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Thu Apr 18 15:06:46 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:01:09 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v1_01_b;d=ds787
   _axi_ethernetlite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing MCB3_LPDDR.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing DIP_Switches_4Bits.jpg.....
Rasterizing mimtlu_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:01:34 2013
 xsdk.exe -hwspec C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:07:32 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:07:33 2013
 xsdk.exe -hwspec C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:24:49 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...
ERROR:EDK:4085 - IPNAME: mimtlu, INSTANCE: mimtlu_0 - PORT CLOCK_Y2 not found in
   the MPD - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 333
    
ERROR:EDK:4085 - IPNAME: mimtlu, INSTANCE: mimtlu_0 - PORT CLOCK_Y2 not found in
   the MPD - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 333
    
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui

********************************************************************************
At Local date and time: Thu Apr 18 16:26:12 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   285
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4180 - PORT: CLOCK_Y3, CONNECTOR: mimtlu_0_CLOCK_Y3 - No driver
   found. Port will be driven to GND -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 333 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 79 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 86 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 95 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 118 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 196 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 204 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 211 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 271 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 285 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 311 - Copying
cache implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 325 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 111 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: mimtlu_0, PORT: CLOCK_Y3 - port is driven by a
   sourceless connector -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 325 
Completion time: 1.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:27:36 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 56 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 69 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 80 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 87 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 103 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 119 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 151 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 185 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 197 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 205 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 212 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 228 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 272 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 286 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 312 - Copying
cache implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 326 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1314 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 179: Formal port/generic <clock_y3> is not declared in <top>
ERROR:HDLCompiler:432 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 176: Formal <clock_y2> has no actual or default value.
ERROR:HDLCompiler:854 - "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" Line 154: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\synthesis\system_mimtlu_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:31:32 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 56 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 69 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 80 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 87 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 103 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 119 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 151 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 185 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 197 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 205 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 212 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 228 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 272 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 286 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 312 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 31.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" ...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_dip_switc
hes_4bits_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_usb_uart_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_proc_sys_
reset_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_clock_gen
erator_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mimtlu_0_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_debug_mod
ule_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi_timer
_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_leds_4bit
s_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethern
   et_mac_wrapper.ncf(4)], is specified without a duration.  This will result in
   a lack of hold time checks in timing reports.  If hold time checks are
   desired a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET TEST      LOC = V4  |>
   [system.ucf(59)]: NET "TEST" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET TEST      LOC = V4  |> [system.ucf(59)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(59)]: NET "TEST" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [system.ucf(59)]: NET "TEST"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET TEST      TIG;> [system.ucf(60)]:
   NET "TEST" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET USER_CLOCK        LOC = V10 |>
   [system.ucf(70)]: NET "USER_CLOCK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET USER_CLOCK        LOC = V10 |> [system.ucf(70)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(70)]: NET "USER_CLOCK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET CLOCK_Y23         LOC = C10 |>
   [system.ucf(71)]: NET "CLOCK_Y23" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET CLOCK_Y23         LOC = C10 |> [system.ucf(71)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(71)]: NET "CLOCK_Y23" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET USER_CLOCK TNM_NET = USER_CLOCK;>
   [system.ucf(73)]: NET "USER_CLOCK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_USER_CLOCK = PERIOD
   USER_CLOCK 40000 kHz;> [system.ucf(74)]: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'USER_CLOCK'.

ERROR:ConstraintSystem:59 - Constraint <NET CLOCK_Y3 TNM_NET = CLOCK_Y3;>
   [system.ucf(75)]: NET "CLOCK_Y3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_CLOCK_Y3 = PERIOD CLOCK_Y3
   100000 kHz;> [system.ucf(76)]: Unable to find an active 'TNM' or 'TimeGrp'
   constraint named 'CLOCK_Y3'.

ERROR:ConstraintSystem:59 - Constraint <NET TRIGGER_COPY          		LOC = F15 |>
   [system.ucf(90)]: NET "TRIGGER_COPY" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET TRIGGER_COPY          		LOC = F15 |> [system.ucf(90)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVTTL;> [system.ucf(90)]:
   NET "TRIGGER_COPY" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET BUSY_DUT        			   LOC = F16 |>
   [system.ucf(91)]: NET "BUSY_DUT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BUSY_DUT        			   LOC = F16 |> [system.ucf(91)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVTTL;> [system.ucf(91)]:
   NET "BUSY_DUT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET BUSY_COPY         		   LOC = C17 |>
   [system.ucf(92)]: NET "BUSY_COPY" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BUSY_COPY         		   LOC = C17 |> [system.ucf(92)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVTTL;> [system.ucf(92)]:
   NET "BUSY_COPY" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET TRIGGER_DUT        		   LOC = C18 |>
   [system.ucf(93)]: NET "TRIGGER_DUT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET TRIGGER_DUT        		   LOC = C18 |> [system.ucf(93)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVTTL;> [system.ucf(93)]:
   NET "TRIGGER_DUT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem:191 - The TNM 'USER_CLOCK', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing Period constraint 'TS_USER_CLOCK'. If clock manager
   blocks are directly or indirectly driven, a new TNM constraint will not be
   derived even though the referencing constraint is a PERIOD constraint unless
   an output of the clock manager drives flip-flops, latches or RAMs. This TNM
   is used in the following user PERIOD specification:
   <TIMESPEC TS_USER_CLOCK = PERIOD USER_CLOCK 40000 kHz;> [system.ucf(74)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_USER_CLOCK = PERIOD USER_CLOCK 40000 kHz;> [system.ucf(74)]

WARNING:ConstraintSystem:191 - The TNM 'CLOCK_Y3', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing Period constraint 'TS_CLOCK_Y3'. If clock manager
   blocks are directly or indirectly driven, a new TNM constraint will not be
   derived even though the referencing constraint is a PERIOD constraint unless
   an output of the clock manager drives flip-flops, latches or RAMs. This TNM
   is used in the following user PERIOD specification:
   <TIMESPEC TS_CLOCK_Y3 = PERIOD CLOCK_Y3 100000 kHz;> [system.ucf(76)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_CLOCK_Y3 = PERIOD CLOCK_Y3 100000 kHz;> [system.ucf(76)]

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    18
  Number of warnings:  43

Total REAL time to NGDBUILD completion:  58 sec
Total CPU time to NGDBUILD completion:   58 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:38:18 2013
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" ...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_dip_switc
hes_4bits_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_usb_uart_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_proc_sys_
reset_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_clock_gen
erator_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mimtlu_0_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_debug_mod
ule_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi_timer
_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_leds_4bit
s_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethern
   et_mac_wrapper.ncf(4)], is specified without a duration.  This will result in
   a lack of hold time checks in timing reports.  If hold time checks are
   desired a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET mimtlu_0_CLOCK_Y23_pin         LOC =
   C10 |> [system.ucf(71)]: NET "mimtlu_0_CLOCK_Y23_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET mimtlu_0_CLOCK_Y23_pin         LOC = C10 |> [system.ucf(71)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(71)]: NET "mimtlu_0_CLOCK_Y23_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:  31

Total REAL time to NGDBUILD completion:  58 sec
Total CPU time to NGDBUILD completion:   58 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:41:12 2013
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" ...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_dip_switc
hes_4bits_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_usb_uart_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_proc_sys_
reset_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_clock_gen
erator_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mimtlu_0_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_debug_mod
ule_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi_timer
_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_leds_4bit
s_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethern
   et_mac_wrapper.ncf(4)], is specified without a duration.  This will result in
   a lack of hold time checks in timing reports.  If hold time checks are
   desired a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=V4) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "RESET_IBUF" (Output Signal = RESET_IBUF)
   	PAD symbol "RESET" (Pad Signal = RESET)
   	PULL symbol "RESET_PULLDOWN" (Pad Signal = RESET)
   	PAD symbol "mimtlu_0_TEST_pin" (Pad Signal = mimtlu_0_TEST_pin)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   1
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:47:44 2013
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" ...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_dip_switc
hes_4bits_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_usb_uart_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_proc_sys_
reset_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_clock_gen
erator_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mimtlu_0_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_debug_mod
ule_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi_timer
_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_leds_4bit
s_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethern
   et_mac_wrapper.ncf(4)], is specified without a duration.  This will result in
   a lack of hold time checks in timing reports.  If hold time checks are
   desired a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d38a0b3) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 78 IOs, 77 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:d38a0b3) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:361e8503) REAL time: 24 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bb429ff9) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bb429ff9) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:bb429ff9) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:10602a31) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:cfe20860) REAL time: 34 secs 

Phase 9.8  Global Placement
..........................
...................................................................
................................................................
...............................................................................
..........................................................................
Phase 9.8  Global Placement (Checksum:2a250d35) REAL time: 1 mins 37 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2a250d35) REAL time: 1 mins 37 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:2bb5bfdf) REAL time: 1 mins 47 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:2bb5bfdf) REAL time: 1 mins 47 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7c570f0e) REAL time: 1 mins 48 secs 

Total REAL time to Placer completion: 1 mins 48 secs 
Total CPU  time to Placer completion: 1 mins 46 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 3,329 out of  11,440   29
    Number used as Flip Flops:               3,326
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,126 out of   5,720   72
    Number used as logic:                    3,841 out of   5,720   67
      Number using O6 output only:           2,828
      Number using O5 output only:             100
      Number using O5 and O6:                  913
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     81
      Number with same-slice register load:     69
      Number with same-slice carry load:        10
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 1,408 out of   1,430   98
  Number of MUXCYs used:                       724 out of   2,860   25
  Number of LUT Flip Flop pairs used:        4,522
    Number with an unused Flip Flop:         1,537 out of   4,522   33
    Number with an unused LUT:                 396 out of   4,522    8
    Number of fully used LUT-FF pairs:       2,589 out of   4,522   57
    Number of unique control sets:             307
    Number of slice register sites lost
      to control set restrictions:           1,254 out of  11,440   10

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        78 out of     200   39
    Number of LOCed IOBs:                       77 out of      78   98
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  520 MB
Total REAL time to MAP completion:  1 mins 54 secs 
Total CPU time to MAP completion:   1 mins 51 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13570)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,329 out of  11,440   29
    Number used as Flip Flops:               3,326
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,126 out of   5,720   72
    Number used as logic:                    3,841 out of   5,720   67
      Number using O6 output only:           2,828
      Number using O5 output only:             100
      Number using O5 and O6:                  913
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     81
      Number with same-slice register load:     69
      Number with same-slice carry load:        10
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 1,408 out of   1,430   98
  Number of MUXCYs used:                       724 out of   2,860   25
  Number of LUT Flip Flop pairs used:        4,522
    Number with an unused Flip Flop:         1,537 out of   4,522   33
    Number with an unused LUT:                 396 out of   4,522    8
    Number of fully used LUT-FF pairs:       2,589 out of   4,522   57
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        78 out of     200   39
    Number of LOCed IOBs:                       77 out of      78   98
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 28529 unrouted;      REAL time: 13 secs 

Phase  2  : 23951 unrouted;      REAL time: 14 secs 

Phase  3  : 10983 unrouted;      REAL time: 21 secs 

Phase  4  : 10983 unrouted; (Setup:0, Hold:230, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:30, Component Switching Limit:0)     REAL time: 37 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:30, Component Switching Limit:0)     REAL time: 37 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:30, Component Switching Limit:0)     REAL time: 37 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:30, Component Switching Limit:0)     REAL time: 37 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
Total REAL time to Router completion: 39 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1245 |  0.753     |  2.144      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   62 |  0.105     |  1.497      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.407      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|             n_BUFGP |  BUFGMUX_X3Y7| No   |   17 |  0.717     |  2.108      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   19 |  1.572     |  2.146      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   16 |  1.135     |  4.371      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  1.884     |  3.052      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  0.805      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.305ns|    12.695ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.297ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.399ns|     1.601ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     4.455ns|     5.545ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.415ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.687ns|     1.313ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.103ns|    16.848ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.430ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.926ns|     8.782ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.344ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_USER_CLOCK = PERIOD TIMEGRP "mimtlu_0_ | SETUP       |    23.081ns|     1.919ns|       0|           0
  USER_CLOCK_pin" 40 MHz HIGH 50| HOLD        |     0.454ns|            |       0|           0
                                            | MINPERIOD   |    22.334ns|     2.666ns|       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.499ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.262ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.655ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.250ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.902ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     7.368ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     5.186ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     9.387ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.515ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.144ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.975ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     2.460ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.443ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     12.695ns|            0|            0|            0|       320535|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     12.695ns|          N/A|            0|            0|       320535|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  457 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13570)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 321975 paths, 2 nets, and 23628 connections

Design statistics:
   Minimum period:  16.848ns (Maximum frequency:  59.354MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.601ns


Analysis completed Thu Apr 18 16:51:50 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Thu Apr 18 16:51:58 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:52:53 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v1_01_b;d=ds787
   _axi_ethernetlite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing MCB3_LPDDR.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing DIP_Switches_4Bits.jpg.....
Rasterizing mimtlu_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Apr 18 16:53:12 2013
 xsdk.exe -hwspec C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Apr 19 11:01:49 2013
 make -f system.make simmodel started...
IF NOT EXIST "bootloops" @mkdir "bootloops"
cp -f C:/Xilinx/14.4/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf bootloops/microblaze_0.elf
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc6slx9csg324-2 -lang vhdl -intstyle default   -pe microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -X C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/ -m behavioral system.mhs

Release 14.4 - Simulation Model Generator Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -pe
microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -X
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/ -m behavioral system.mhs 

MHS file              : \...\Documents\FPGA_Projects\MIMTLU\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc6slx9csg324-2 [ spartan6 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od): C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\


Simulation Model Generator started ...

Reading MHS file ...

Reading MPD definitions ...
INFO:EDK - Option '-X' is ignored, ISIM does not require pre-compiled libraries
   for ise flow.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\bootloops\microblaze_0.elf" tag
microblaze_0  -bx
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\simulation\behavioral -u   -p
xc6slx9csg324-2 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:02:12 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:02:14 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" Line 1691: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v13.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module PULLDOWN
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=5000,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=5000...
Compiling module system_mcb3_lpddr_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity system_proc_sys_reset_0_wrapper [system_proc_sys_reset_0_wrapper_...]
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package math_real
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling package family
Compiling architecture imp of entity intc_core [\intc_core("spartan6",32,4,('1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,9,('1','0','0','0',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6","microblaze...]
Compiling architecture structure of entity system_microblaze_0_intc_wrapper [system_microblaze_0_intc_wrapper...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity system_microblaze_0_ilmb_wrapper [system_microblaze_0_ilmb_wrapper...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity system_microblaze_0_i_bram_ctrl_wrapper [system_microblaze_0_i_bram_ctrl_...]
Compiling architecture structure of entity system_microblaze_0_dlmb_wrapper [system_microblaze_0_dlmb_wrapper...]
Compiling architecture structure of entity system_microblaze_0_d_bram_ctrl_wrapper [system_microblaze_0_d_bram_ctrl_...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity system_microblaze_0_bram_block_wrapper [system_microblaze_0_bram_block_w...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",false,"00000000...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PreFetch_Buffer [\PreFetch_Buffer(spartan6,0,0,"y...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111100000000000")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Decode [\Decode(32,1,spartan6,true,0,1,t...]
Compiling architecture ram32x1d_v of entity RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity Register_File_Bit [\Register_File_Bit(spartan6)\]
Compiling architecture imp of entity Register_File [\Register_File(32,spartan6,"yes"...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111000000001111111...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select [\Operand_Select(32,0,false,false...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(1,true,spartan6)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture imp of entity Shift_Logic_Bit [\Shift_Logic_Bit(spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture imp of entity Shift_Logic_Module [\Shift_Logic_Module(true,32,spar...]
Compiling architecture imp of entity barrel_shift [\barrel_shift(32,true,spartan6)\]
Compiling architecture imp of entity Div_unit [\Div_unit(spartan6,32,true,"yes"...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture imp of entity Result_Mux_Bit [\Result_Mux_Bit(spartan6)\]
Compiling architecture imp of entity Result_Mux [\Result_Mux(32,spartan6)\]
Compiling architecture imp of entity Zero_Detect [\Zero_Detect(32,spartan6)\]
Compiling architecture imp of entity MSR_Reg_Bit [\MSR_Reg_Bit(spartan6)\]
Compiling architecture imp of entity MSR_Reg [\MSR_Reg(spartan6,('0','0','0','...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'0',"yes")(1,3)...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'1',"yes")(1,3)...]
Compiling architecture imp of entity PC_Module [\PC_Module(32,spartan6,('0','0',...]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','0',...]
Compiling architecture imp of entity Data_Flow [\Data_Flow(32,spartan6,true,1,0,...]
Compiling architecture imp of entity Byte_Doublet_Handle [\Byte_Doublet_Handle(spartan6,tr...]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000100000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000110010...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,13)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,21,1,9,true...]
Compiling architecture ramb16_s4_s4_v of entity RAMB16_S4_S4 [\RAMB16_S4_S4:system:microblaze_...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system:microblaze_0:...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system:microblaze_0:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system:microblaze_0:...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
Compiling architecture imp of entity DCache [\DCache:system:microblaze_0:micr...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system:microbla...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system:microblaze_0:...]
Compiling architecture structure of entity system_microblaze_0_wrapper [\system_microblaze_0_wrapper:sys...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity system_debug_module_wrapper [system_debug_module_wrapper_defa...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",12,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity system_clock_generator_0_wrapper [system_clock_generator_0_wrapper...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity system_axi_timer_0_wrapper [system_axi_timer_0_wrapper_defau...]
Compiling architecture rtl of entity baudrate [\baudrate(434)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",666666...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",6666666...]
Compiling architecture structure of entity system_usb_uart_wrapper [system_usb_uart_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,4,32,4,0,('0','0...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","LEDs_4Bits...]
Compiling architecture structure of entity system_leds_4bits_wrapper [system_leds_4bits_wrapper_defaul...]
Compiling package mac_pkg
Compiling architecture imp of entity rx_statemachine [\rx_statemachine(1)\]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v9_1_bhv_as [\fifo_generator_v9_1_bhv_as(6,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_1_conv [\fifo_generator_v9_1_conv(0,0,2,...]
Compiling architecture behavioral of entity fifo_generator_v9_1 [\fifo_generator_v9_1(0,0,2,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(0,"spartan6",6,0,...]
Compiling architecture implementation of entity rx_intrfce [\rx_intrfce("spartan6")(1,8)\]
Compiling architecture arch1 of entity crcgenrx [crcgenrx_default]
Compiling architecture imp of entity receive [\receive(1,"spartan6")(1,8)\]
Compiling architecture implementation of entity crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity crcgentx [crcgentx_default]
Compiling architecture implementation of entity tx_intrfce [\tx_intrfce("spartan6")(1,8)\]
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(4,6,"spartan6")(1,...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,12,('0','0',...]
Compiling architecture implementation of entity cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity defer_state [defer_state_default]
Compiling architecture implementation of entity deferral [deferral_default]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(true,12,('0','0','...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,4,('1','0','...]
Compiling architecture imp of entity transmit [\transmit(1,"spartan6")(1,8)\]
Compiling architecture ram16x1s_v of entity RAM16X1S [\RAM16X1S("0000001000100000")\]
Compiling architecture imp of entity ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage [\BLK_MEM_GEN_V6_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_2_mem_module [\BLK_MEM_GEN_V6_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_2 [\BLK_MEM_GEN_V6_2("blk_mem_gen_v...]
Compiling architecture implementation of entity blk_mem_gen_wrapper [\blk_mem_gen_wrapper("spartan6",...]
Compiling architecture imp of entity emac_dpram [\emac_dpram("spartan6")(1,8)\]
Compiling architecture imp of entity mdio_if [mdio_if_default]
Compiling architecture imp of entity xemac [\xemac("spartan6",13,32,15000,1,...]
Compiling architecture rtl of entity axi_interface [\axi_interface("spartan6","AXI4"...]
Compiling architecture imp of entity axi_ethernetlite [\axi_ethernetlite("spartan6","Et...]
Compiling architecture structure of entity system_ethernet_mac_wrapper [system_ethernet_mac_wrapper_defa...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","DIP_Switch...]
Compiling architecture structure of entity system_dip_switches_4bits_wrapper [system_dip_switches_4bits_wrappe...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity MIMTLU_core [mimtlu_core_default]
Compiling architecture behavioral of entity TLU_SIMU [tlu_simu_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture imp of entity user_logic [\user_logic(4,32)\]
Compiling architecture imp of entity mimtlu [\mimtlu(32,32,('0','0','0','0','...]
Compiling architecture structure of entity system_mimtlu_0_wrapper [system_mimtlu_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system
Time Resolution for simulation is 100fs.
Waiting for 421 sub-compilation(s) to finish...
Compiled 649 VHDL Units
Compiled 257 Verilog Units
Built simulation executable isim_system.exe
Fuse Memory Usage: 295196 KB
Fuse CPU Usage: 26161 ms
cd simulation/behavioral & \
	start /B isim_system -gui -tclbatch system_setup.tcl
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Fri Apr 19 11:19:03 2013
 make -f system.make simmodel started...
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc6slx9csg324-2 -lang vhdl -intstyle default   -pe microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -tb -X C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/ -m behavioral system.mhs

Release 14.4 - Simulation Model Generator Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -pe
microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -tb
-X C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/ -m behavioral system.mhs 

MHS file              : \...\Documents\FPGA_Projects\MIMTLU\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc6slx9csg324-2 [ spartan6 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od): C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\


Simulation Model Generator started ...

Reading MHS file ...

Reading MPD definitions ...
INFO:EDK - Option '-X' is ignored, ISIM does not require pre-compiled libraries
   for ise flow.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\bootloops\microblaze_0.elf" tag
microblaze_0  -bx
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\simulation\behavioral -u   -p
xc6slx9csg324-2 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:25:37 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:25:39 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:25:42 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Sorry, too many errors..
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 180: Syntax error near "begin".
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 182: Syntax error near "loop".
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 183: Syntax error near ";".
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 185: Syntax error near "loop".
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 207: <test> is not declared.
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 209: Syntax error near "wait".
ERROR:HDLCompiler:1728 - "system_tb.vhd" Line 209: Type error near ns ; current type time; expected type  void
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 211: <test> is not declared.
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 213: Syntax error near "wait".
ERROR:HDLCompiler:1728 - "system_tb.vhd" Line 213: Type error near ns ; current type time; expected type  void
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 215: <test> is not declared.
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 217: Syntax error near "wait".
ERROR:HDLCompiler:1728 - "system_tb.vhd" Line 217: Type error near ns ; current type time; expected type  void
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 219: <test> is not declared.
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 221: Syntax error near "wait".
ERROR:HDLCompiler:1728 - "system_tb.vhd" Line 221: Type error near ns ; current type time; expected type  void
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 222: <test> is not declared.
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 224: Syntax error near "wait".
ERROR:HDLCompiler:1728 - "system_tb.vhd" Line 224: Type error near ns ; current type time; expected type  void
make: *** [sim] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:27:06 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:27:08 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
VHDL file system_tb.vhd ignored due to errors
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 180: Syntax error near "begin".
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 182: Syntax error near "loop".
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 183: Syntax error near ";".
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 185: Syntax error near "loop".
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 208: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 212: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 216: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 220: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 223: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 227: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 230: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 234: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 237: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 241: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 244: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 248: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 251: <test> is not declared.
ERROR:HDLCompiler:69 - "system_tb.vhd" Line 255: <test> is not declared.
ERROR:HDLCompiler:854 - "system_tb.vhd" Line 20: Unit <structure> ignored due to previous errors.
make: *** [sim] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:28:25 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:28:27 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
VHDL file system_tb.vhd ignored due to errors
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 180: Syntax error near "begin".
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 182: Syntax error near "loop".
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 183: Syntax error near ";".
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 185: Syntax error near "loop".
ERROR:HDLCompiler:854 - "system_tb.vhd" Line 20: Unit <structure> ignored due to previous errors.
make: *** [sim] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:31:04 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:31:06 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" Line 1691: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v13.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module PULLDOWN
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=5000,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=5000...
Compiling module system_mcb3_lpddr_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity system_proc_sys_reset_0_wrapper [system_proc_sys_reset_0_wrapper_...]
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package math_real
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling package family
Compiling architecture imp of entity intc_core [\intc_core("spartan6",32,4,('1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,9,('1','0','0','0',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6","microblaze...]
Compiling architecture structure of entity system_microblaze_0_intc_wrapper [system_microblaze_0_intc_wrapper...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity system_microblaze_0_ilmb_wrapper [system_microblaze_0_ilmb_wrapper...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity system_microblaze_0_i_bram_ctrl_wrapper [system_microblaze_0_i_bram_ctrl_...]
Compiling architecture structure of entity system_microblaze_0_dlmb_wrapper [system_microblaze_0_dlmb_wrapper...]
Compiling architecture structure of entity system_microblaze_0_d_bram_ctrl_wrapper [system_microblaze_0_d_bram_ctrl_...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity system_microblaze_0_bram_block_wrapper [system_microblaze_0_bram_block_w...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",false,"00000000...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PreFetch_Buffer [\PreFetch_Buffer(spartan6,0,0,"y...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111100000000000")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Decode [\Decode(32,1,spartan6,true,0,1,t...]
Compiling architecture ram32x1d_v of entity RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity Register_File_Bit [\Register_File_Bit(spartan6)\]
Compiling architecture imp of entity Register_File [\Register_File(32,spartan6,"yes"...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111000000001111111...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select [\Operand_Select(32,0,false,false...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(1,true,spartan6)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture imp of entity Shift_Logic_Bit [\Shift_Logic_Bit(spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture imp of entity Shift_Logic_Module [\Shift_Logic_Module(true,32,spar...]
Compiling architecture imp of entity barrel_shift [\barrel_shift(32,true,spartan6)\]
Compiling architecture imp of entity Div_unit [\Div_unit(spartan6,32,true,"yes"...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture imp of entity Result_Mux_Bit [\Result_Mux_Bit(spartan6)\]
Compiling architecture imp of entity Result_Mux [\Result_Mux(32,spartan6)\]
Compiling architecture imp of entity Zero_Detect [\Zero_Detect(32,spartan6)\]
Compiling architecture imp of entity MSR_Reg_Bit [\MSR_Reg_Bit(spartan6)\]
Compiling architecture imp of entity MSR_Reg [\MSR_Reg(spartan6,('0','0','0','...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'0',"yes")(1,3)...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'1',"yes")(1,3)...]
Compiling architecture imp of entity PC_Module [\PC_Module(32,spartan6,('0','0',...]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','0',...]
Compiling architecture imp of entity Data_Flow [\Data_Flow(32,spartan6,true,1,0,...]
Compiling architecture imp of entity Byte_Doublet_Handle [\Byte_Doublet_Handle(spartan6,tr...]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000100000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000110010...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,13)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,21,1,9,true...]
Compiling architecture ramb16_s4_s4_v of entity RAMB16_S4_S4 [\RAMB16_S4_S4:system_tb:dut:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system_tb:dut:microblaze...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
Compiling architecture imp of entity DCache [\DCache:system_tb:dut:microblaze...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system_tb:dut:m...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system_tb:dut:microb...]
Compiling architecture structure of entity system_microblaze_0_wrapper [\system_microblaze_0_wrapper:sys...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity system_debug_module_wrapper [system_debug_module_wrapper_defa...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",12,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity system_clock_generator_0_wrapper [system_clock_generator_0_wrapper...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity system_axi_timer_0_wrapper [system_axi_timer_0_wrapper_defau...]
Compiling architecture rtl of entity baudrate [\baudrate(434)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",666666...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",6666666...]
Compiling architecture structure of entity system_usb_uart_wrapper [system_usb_uart_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,4,32,4,0,('0','0...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","LEDs_4Bits...]
Compiling architecture structure of entity system_leds_4bits_wrapper [system_leds_4bits_wrapper_defaul...]
Compiling package mac_pkg
Compiling architecture imp of entity rx_statemachine [\rx_statemachine(1)\]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v9_1_bhv_as [\fifo_generator_v9_1_bhv_as(6,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_1_conv [\fifo_generator_v9_1_conv(0,0,2,...]
Compiling architecture behavioral of entity fifo_generator_v9_1 [\fifo_generator_v9_1(0,0,2,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(0,"spartan6",6,0,...]
Compiling architecture implementation of entity rx_intrfce [\rx_intrfce("spartan6")(1,8)\]
Compiling architecture arch1 of entity crcgenrx [crcgenrx_default]
Compiling architecture imp of entity receive [\receive(1,"spartan6")(1,8)\]
Compiling architecture implementation of entity crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity crcgentx [crcgentx_default]
Compiling architecture implementation of entity tx_intrfce [\tx_intrfce("spartan6")(1,8)\]
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(4,6,"spartan6")(1,...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,12,('0','0',...]
Compiling architecture implementation of entity cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity defer_state [defer_state_default]
Compiling architecture implementation of entity deferral [deferral_default]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(true,12,('0','0','...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,4,('1','0','...]
Compiling architecture imp of entity transmit [\transmit(1,"spartan6")(1,8)\]
Compiling architecture ram16x1s_v of entity RAM16X1S [\RAM16X1S("0000001000100000")\]
Compiling architecture imp of entity ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage [\BLK_MEM_GEN_V6_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_2_mem_module [\BLK_MEM_GEN_V6_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_2 [\BLK_MEM_GEN_V6_2("blk_mem_gen_v...]
Compiling architecture implementation of entity blk_mem_gen_wrapper [\blk_mem_gen_wrapper("spartan6",...]
Compiling architecture imp of entity emac_dpram [\emac_dpram("spartan6")(1,8)\]
Compiling architecture imp of entity mdio_if [mdio_if_default]
Compiling architecture imp of entity xemac [\xemac("spartan6",13,32,15000,1,...]
Compiling architecture rtl of entity axi_interface [\axi_interface("spartan6","AXI4"...]
Compiling architecture imp of entity axi_ethernetlite [\axi_ethernetlite("spartan6","Et...]
Compiling architecture structure of entity system_ethernet_mac_wrapper [system_ethernet_mac_wrapper_defa...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","DIP_Switch...]
Compiling architecture structure of entity system_dip_switches_4bits_wrapper [system_dip_switches_4bits_wrappe...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity MIMTLU_core [mimtlu_core_default]
Compiling architecture behavioral of entity TLU_SIMU [tlu_simu_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture imp of entity user_logic [\user_logic(4,32)\]
Compiling architecture imp of entity mimtlu [\mimtlu(32,32,('0','0','0','0','...]
Compiling architecture structure of entity system_mimtlu_0_wrapper [system_mimtlu_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system [\system:system_tb:dut:\]
Compiling architecture structure of entity system_tb
Time Resolution for simulation is 100fs.
Waiting for 422 sub-compilation(s) to finish...
Compiled 651 VHDL Units
Compiled 257 Verilog Units
Built simulation executable isim_system.exe
Fuse Memory Usage: 296328 KB
Fuse CPU Usage: 27502 ms
cd simulation/behavioral & \
	start /B isim_system -gui -tclbatch system_setup.tcl
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:44:33 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:44:35 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Sorry, too many errors..
ERROR:HDLCompiler:806 - "system_tb.vhd" Line 64: Syntax error near "<=".
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 75: <clk_66mhz> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 76: <dip_switches_4bits_tri_i> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 77: <ethernet_mac_col> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 78: <ethernet_mac_crs> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 79: <ethernet_mac_mdc> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 80: <ethernet_mac_mdio> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 81: <ethernet_mac_phy_rst_n> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 82: <ethernet_mac_rxd> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 83: <ethernet_mac_rx_clk> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 84: <ethernet_mac_rx_dv> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 85: <ethernet_mac_rx_er> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 86: <ethernet_mac_txd> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 87: <ethernet_mac_tx_clk> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 88: <ethernet_mac_tx_en> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 89: <leds_4bits_tri_o> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 90: <reset> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 91: <usb_uart_sin> is already declared in this region.
ERROR:HDLCompiler:32 - "system_tb.vhd" Line 92: <usb_uart_sout> is already declared in this region.
make: *** [sim] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:45:42 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:45:45 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" Line 1691: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v13.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module PULLDOWN
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=5000,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=5000...
Compiling module system_mcb3_lpddr_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity system_proc_sys_reset_0_wrapper [system_proc_sys_reset_0_wrapper_...]
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package math_real
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling package family
Compiling architecture imp of entity intc_core [\intc_core("spartan6",32,4,('1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,9,('1','0','0','0',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6","microblaze...]
Compiling architecture structure of entity system_microblaze_0_intc_wrapper [system_microblaze_0_intc_wrapper...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity system_microblaze_0_ilmb_wrapper [system_microblaze_0_ilmb_wrapper...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity system_microblaze_0_i_bram_ctrl_wrapper [system_microblaze_0_i_bram_ctrl_...]
Compiling architecture structure of entity system_microblaze_0_dlmb_wrapper [system_microblaze_0_dlmb_wrapper...]
Compiling architecture structure of entity system_microblaze_0_d_bram_ctrl_wrapper [system_microblaze_0_d_bram_ctrl_...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity system_microblaze_0_bram_block_wrapper [system_microblaze_0_bram_block_w...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",false,"00000000...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PreFetch_Buffer [\PreFetch_Buffer(spartan6,0,0,"y...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111100000000000")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Decode [\Decode(32,1,spartan6,true,0,1,t...]
Compiling architecture ram32x1d_v of entity RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity Register_File_Bit [\Register_File_Bit(spartan6)\]
Compiling architecture imp of entity Register_File [\Register_File(32,spartan6,"yes"...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111000000001111111...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select [\Operand_Select(32,0,false,false...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(1,true,spartan6)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture imp of entity Shift_Logic_Bit [\Shift_Logic_Bit(spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture imp of entity Shift_Logic_Module [\Shift_Logic_Module(true,32,spar...]
Compiling architecture imp of entity barrel_shift [\barrel_shift(32,true,spartan6)\]
Compiling architecture imp of entity Div_unit [\Div_unit(spartan6,32,true,"yes"...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture imp of entity Result_Mux_Bit [\Result_Mux_Bit(spartan6)\]
Compiling architecture imp of entity Result_Mux [\Result_Mux(32,spartan6)\]
Compiling architecture imp of entity Zero_Detect [\Zero_Detect(32,spartan6)\]
Compiling architecture imp of entity MSR_Reg_Bit [\MSR_Reg_Bit(spartan6)\]
Compiling architecture imp of entity MSR_Reg [\MSR_Reg(spartan6,('0','0','0','...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'0',"yes")(1,3)...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'1',"yes")(1,3)...]
Compiling architecture imp of entity PC_Module [\PC_Module(32,spartan6,('0','0',...]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','0',...]
Compiling architecture imp of entity Data_Flow [\Data_Flow(32,spartan6,true,1,0,...]
Compiling architecture imp of entity Byte_Doublet_Handle [\Byte_Doublet_Handle(spartan6,tr...]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000100000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000110010...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,13)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,21,1,9,true...]
Compiling architecture ramb16_s4_s4_v of entity RAMB16_S4_S4 [\RAMB16_S4_S4:system_tb:dut:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system_tb:dut:microblaze...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
Compiling architecture imp of entity DCache [\DCache:system_tb:dut:microblaze...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system_tb:dut:m...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system_tb:dut:microb...]
Compiling architecture structure of entity system_microblaze_0_wrapper [\system_microblaze_0_wrapper:sys...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity system_debug_module_wrapper [system_debug_module_wrapper_defa...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",12,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity system_clock_generator_0_wrapper [system_clock_generator_0_wrapper...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity system_axi_timer_0_wrapper [system_axi_timer_0_wrapper_defau...]
Compiling architecture rtl of entity baudrate [\baudrate(434)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",666666...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",6666666...]
Compiling architecture structure of entity system_usb_uart_wrapper [system_usb_uart_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,4,32,4,0,('0','0...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","LEDs_4Bits...]
Compiling architecture structure of entity system_leds_4bits_wrapper [system_leds_4bits_wrapper_defaul...]
Compiling package mac_pkg
Compiling architecture imp of entity rx_statemachine [\rx_statemachine(1)\]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v9_1_bhv_as [\fifo_generator_v9_1_bhv_as(6,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_1_conv [\fifo_generator_v9_1_conv(0,0,2,...]
Compiling architecture behavioral of entity fifo_generator_v9_1 [\fifo_generator_v9_1(0,0,2,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(0,"spartan6",6,0,...]
Compiling architecture implementation of entity rx_intrfce [\rx_intrfce("spartan6")(1,8)\]
Compiling architecture arch1 of entity crcgenrx [crcgenrx_default]
Compiling architecture imp of entity receive [\receive(1,"spartan6")(1,8)\]
Compiling architecture implementation of entity crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity crcgentx [crcgentx_default]
Compiling architecture implementation of entity tx_intrfce [\tx_intrfce("spartan6")(1,8)\]
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(4,6,"spartan6")(1,...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,12,('0','0',...]
Compiling architecture implementation of entity cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity defer_state [defer_state_default]
Compiling architecture implementation of entity deferral [deferral_default]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(true,12,('0','0','...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,4,('1','0','...]
Compiling architecture imp of entity transmit [\transmit(1,"spartan6")(1,8)\]
Compiling architecture ram16x1s_v of entity RAM16X1S [\RAM16X1S("0000001000100000")\]
Compiling architecture imp of entity ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage [\BLK_MEM_GEN_V6_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_2_mem_module [\BLK_MEM_GEN_V6_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_2 [\BLK_MEM_GEN_V6_2("blk_mem_gen_v...]
Compiling architecture implementation of entity blk_mem_gen_wrapper [\blk_mem_gen_wrapper("spartan6",...]
Compiling architecture imp of entity emac_dpram [\emac_dpram("spartan6")(1,8)\]
Compiling architecture imp of entity mdio_if [mdio_if_default]
Compiling architecture imp of entity xemac [\xemac("spartan6",13,32,15000,1,...]
Compiling architecture rtl of entity axi_interface [\axi_interface("spartan6","AXI4"...]
Compiling architecture imp of entity axi_ethernetlite [\axi_ethernetlite("spartan6","Et...]
Compiling architecture structure of entity system_ethernet_mac_wrapper [system_ethernet_mac_wrapper_defa...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","DIP_Switch...]
Compiling architecture structure of entity system_dip_switches_4bits_wrapper [system_dip_switches_4bits_wrappe...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity MIMTLU_core [mimtlu_core_default]
Compiling architecture behavioral of entity TLU_SIMU [tlu_simu_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture imp of entity user_logic [\user_logic(4,32)\]
Compiling architecture imp of entity mimtlu [\mimtlu(32,32,('0','0','0','0','...]
Compiling architecture structure of entity system_mimtlu_0_wrapper [system_mimtlu_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system [\system:system_tb:dut:\]
Compiling architecture structure of entity system_tb
Time Resolution for simulation is 100fs.
Waiting for 421 sub-compilation(s) to finish...
Compiled 651 VHDL Units
Compiled 257 Verilog Units
Built simulation executable isim_system.exe
Fuse Memory Usage: 296496 KB
Fuse CPU Usage: 27798 ms
cd simulation/behavioral & \
	start /B isim_system -gui -tclbatch system_setup.tcl
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:54:03 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 11:54:05 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" Line 1691: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v13.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module PULLDOWN
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=5000,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=5000...
Compiling module system_mcb3_lpddr_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity system_proc_sys_reset_0_wrapper [system_proc_sys_reset_0_wrapper_...]
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package math_real
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling package family
Compiling architecture imp of entity intc_core [\intc_core("spartan6",32,4,('1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,9,('1','0','0','0',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6","microblaze...]
Compiling architecture structure of entity system_microblaze_0_intc_wrapper [system_microblaze_0_intc_wrapper...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity system_microblaze_0_ilmb_wrapper [system_microblaze_0_ilmb_wrapper...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity system_microblaze_0_i_bram_ctrl_wrapper [system_microblaze_0_i_bram_ctrl_...]
Compiling architecture structure of entity system_microblaze_0_dlmb_wrapper [system_microblaze_0_dlmb_wrapper...]
Compiling architecture structure of entity system_microblaze_0_d_bram_ctrl_wrapper [system_microblaze_0_d_bram_ctrl_...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity system_microblaze_0_bram_block_wrapper [system_microblaze_0_bram_block_w...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",false,"00000000...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PreFetch_Buffer [\PreFetch_Buffer(spartan6,0,0,"y...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111100000000000")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Decode [\Decode(32,1,spartan6,true,0,1,t...]
Compiling architecture ram32x1d_v of entity RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity Register_File_Bit [\Register_File_Bit(spartan6)\]
Compiling architecture imp of entity Register_File [\Register_File(32,spartan6,"yes"...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111000000001111111...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select [\Operand_Select(32,0,false,false...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(1,true,spartan6)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture imp of entity Shift_Logic_Bit [\Shift_Logic_Bit(spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture imp of entity Shift_Logic_Module [\Shift_Logic_Module(true,32,spar...]
Compiling architecture imp of entity barrel_shift [\barrel_shift(32,true,spartan6)\]
Compiling architecture imp of entity Div_unit [\Div_unit(spartan6,32,true,"yes"...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture imp of entity Result_Mux_Bit [\Result_Mux_Bit(spartan6)\]
Compiling architecture imp of entity Result_Mux [\Result_Mux(32,spartan6)\]
Compiling architecture imp of entity Zero_Detect [\Zero_Detect(32,spartan6)\]
Compiling architecture imp of entity MSR_Reg_Bit [\MSR_Reg_Bit(spartan6)\]
Compiling architecture imp of entity MSR_Reg [\MSR_Reg(spartan6,('0','0','0','...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'0',"yes")(1,3)...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'1',"yes")(1,3)...]
Compiling architecture imp of entity PC_Module [\PC_Module(32,spartan6,('0','0',...]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','0',...]
Compiling architecture imp of entity Data_Flow [\Data_Flow(32,spartan6,true,1,0,...]
Compiling architecture imp of entity Byte_Doublet_Handle [\Byte_Doublet_Handle(spartan6,tr...]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000100000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000110010...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,13)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,21,1,9,true...]
Compiling architecture ramb16_s4_s4_v of entity RAMB16_S4_S4 [\RAMB16_S4_S4:system_tb:dut:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system_tb:dut:microblaze...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
Compiling architecture imp of entity DCache [\DCache:system_tb:dut:microblaze...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system_tb:dut:m...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system_tb:dut:microb...]
Compiling architecture structure of entity system_microblaze_0_wrapper [\system_microblaze_0_wrapper:sys...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity system_debug_module_wrapper [system_debug_module_wrapper_defa...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",12,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity system_clock_generator_0_wrapper [system_clock_generator_0_wrapper...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity system_axi_timer_0_wrapper [system_axi_timer_0_wrapper_defau...]
Compiling architecture rtl of entity baudrate [\baudrate(434)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",666666...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",6666666...]
Compiling architecture structure of entity system_usb_uart_wrapper [system_usb_uart_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,4,32,4,0,('0','0...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","LEDs_4Bits...]
Compiling architecture structure of entity system_leds_4bits_wrapper [system_leds_4bits_wrapper_defaul...]
Compiling package mac_pkg
Compiling architecture imp of entity rx_statemachine [\rx_statemachine(1)\]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v9_1_bhv_as [\fifo_generator_v9_1_bhv_as(6,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_1_conv [\fifo_generator_v9_1_conv(0,0,2,...]
Compiling architecture behavioral of entity fifo_generator_v9_1 [\fifo_generator_v9_1(0,0,2,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(0,"spartan6",6,0,...]
Compiling architecture implementation of entity rx_intrfce [\rx_intrfce("spartan6")(1,8)\]
Compiling architecture arch1 of entity crcgenrx [crcgenrx_default]
Compiling architecture imp of entity receive [\receive(1,"spartan6")(1,8)\]
Compiling architecture implementation of entity crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity crcgentx [crcgentx_default]
Compiling architecture implementation of entity tx_intrfce [\tx_intrfce("spartan6")(1,8)\]
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(4,6,"spartan6")(1,...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,12,('0','0',...]
Compiling architecture implementation of entity cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity defer_state [defer_state_default]
Compiling architecture implementation of entity deferral [deferral_default]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(true,12,('0','0','...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,4,('1','0','...]
Compiling architecture imp of entity transmit [\transmit(1,"spartan6")(1,8)\]
Compiling architecture ram16x1s_v of entity RAM16X1S [\RAM16X1S("0000001000100000")\]
Compiling architecture imp of entity ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage [\BLK_MEM_GEN_V6_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_2_mem_module [\BLK_MEM_GEN_V6_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_2 [\BLK_MEM_GEN_V6_2("blk_mem_gen_v...]
Compiling architecture implementation of entity blk_mem_gen_wrapper [\blk_mem_gen_wrapper("spartan6",...]
Compiling architecture imp of entity emac_dpram [\emac_dpram("spartan6")(1,8)\]
Compiling architecture imp of entity mdio_if [mdio_if_default]
Compiling architecture imp of entity xemac [\xemac("spartan6",13,32,15000,1,...]
Compiling architecture rtl of entity axi_interface [\axi_interface("spartan6","AXI4"...]
Compiling architecture imp of entity axi_ethernetlite [\axi_ethernetlite("spartan6","Et...]
Compiling architecture structure of entity system_ethernet_mac_wrapper [system_ethernet_mac_wrapper_defa...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","DIP_Switch...]
Compiling architecture structure of entity system_dip_switches_4bits_wrapper [system_dip_switches_4bits_wrappe...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity MIMTLU_core [mimtlu_core_default]
Compiling architecture behavioral of entity TLU_SIMU [tlu_simu_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture imp of entity user_logic [\user_logic(4,32)\]
Compiling architecture imp of entity mimtlu [\mimtlu(32,32,('0','0','0','0','...]
Compiling architecture structure of entity system_mimtlu_0_wrapper [system_mimtlu_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system [\system:system_tb:dut:\]
Compiling architecture structure of entity system_tb
Time Resolution for simulation is 100fs.
Waiting for 440 sub-compilation(s) to finish...
Compiled 651 VHDL Units
Compiled 257 Verilog Units
Built simulation executable isim_system.exe
Fuse Memory Usage: 296448 KB
Fuse CPU Usage: 27643 ms
cd simulation/behavioral & \
	start /B isim_system -gui -tclbatch system_setup.tcl
Done!

********************************************************************************
At Local date and time: Fri Apr 19 12:45:00 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 12:45:02 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" Line 1691: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v13.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module PULLDOWN
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=5000,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=5000...
Compiling module system_mcb3_lpddr_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity system_proc_sys_reset_0_wrapper [system_proc_sys_reset_0_wrapper_...]
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package math_real
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling package family
Compiling architecture imp of entity intc_core [\intc_core("spartan6",32,4,('1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,9,('1','0','0','0',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6","microblaze...]
Compiling architecture structure of entity system_microblaze_0_intc_wrapper [system_microblaze_0_intc_wrapper...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity system_microblaze_0_ilmb_wrapper [system_microblaze_0_ilmb_wrapper...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity system_microblaze_0_i_bram_ctrl_wrapper [system_microblaze_0_i_bram_ctrl_...]
Compiling architecture structure of entity system_microblaze_0_dlmb_wrapper [system_microblaze_0_dlmb_wrapper...]
Compiling architecture structure of entity system_microblaze_0_d_bram_ctrl_wrapper [system_microblaze_0_d_bram_ctrl_...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity system_microblaze_0_bram_block_wrapper [system_microblaze_0_bram_block_w...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",false,"00000000...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PreFetch_Buffer [\PreFetch_Buffer(spartan6,0,0,"y...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111100000000000")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Decode [\Decode(32,1,spartan6,true,0,1,t...]
Compiling architecture ram32x1d_v of entity RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity Register_File_Bit [\Register_File_Bit(spartan6)\]
Compiling architecture imp of entity Register_File [\Register_File(32,spartan6,"yes"...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111000000001111111...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select [\Operand_Select(32,0,false,false...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(1,true,spartan6)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture imp of entity Shift_Logic_Bit [\Shift_Logic_Bit(spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture imp of entity Shift_Logic_Module [\Shift_Logic_Module(true,32,spar...]
Compiling architecture imp of entity barrel_shift [\barrel_shift(32,true,spartan6)\]
Compiling architecture imp of entity Div_unit [\Div_unit(spartan6,32,true,"yes"...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture imp of entity Result_Mux_Bit [\Result_Mux_Bit(spartan6)\]
Compiling architecture imp of entity Result_Mux [\Result_Mux(32,spartan6)\]
Compiling architecture imp of entity Zero_Detect [\Zero_Detect(32,spartan6)\]
Compiling architecture imp of entity MSR_Reg_Bit [\MSR_Reg_Bit(spartan6)\]
Compiling architecture imp of entity MSR_Reg [\MSR_Reg(spartan6,('0','0','0','...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'0',"yes")(1,3)...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'1',"yes")(1,3)...]
Compiling architecture imp of entity PC_Module [\PC_Module(32,spartan6,('0','0',...]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','0',...]
Compiling architecture imp of entity Data_Flow [\Data_Flow(32,spartan6,true,1,0,...]
Compiling architecture imp of entity Byte_Doublet_Handle [\Byte_Doublet_Handle(spartan6,tr...]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000100000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000110010...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,13)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,21,1,9,true...]
Compiling architecture ramb16_s4_s4_v of entity RAMB16_S4_S4 [\RAMB16_S4_S4:system_tb:dut:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system_tb:dut:microblaze...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
Compiling architecture imp of entity DCache [\DCache:system_tb:dut:microblaze...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system_tb:dut:m...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system_tb:dut:microb...]
Compiling architecture structure of entity system_microblaze_0_wrapper [\system_microblaze_0_wrapper:sys...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity system_debug_module_wrapper [system_debug_module_wrapper_defa...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",12,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity system_clock_generator_0_wrapper [system_clock_generator_0_wrapper...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity system_axi_timer_0_wrapper [system_axi_timer_0_wrapper_defau...]
Compiling architecture rtl of entity baudrate [\baudrate(434)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",666666...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",6666666...]
Compiling architecture structure of entity system_usb_uart_wrapper [system_usb_uart_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,4,32,4,0,('0','0...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","LEDs_4Bits...]
Compiling architecture structure of entity system_leds_4bits_wrapper [system_leds_4bits_wrapper_defaul...]
Compiling package mac_pkg
Compiling architecture imp of entity rx_statemachine [\rx_statemachine(1)\]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v9_1_bhv_as [\fifo_generator_v9_1_bhv_as(6,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_1_conv [\fifo_generator_v9_1_conv(0,0,2,...]
Compiling architecture behavioral of entity fifo_generator_v9_1 [\fifo_generator_v9_1(0,0,2,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(0,"spartan6",6,0,...]
Compiling architecture implementation of entity rx_intrfce [\rx_intrfce("spartan6")(1,8)\]
Compiling architecture arch1 of entity crcgenrx [crcgenrx_default]
Compiling architecture imp of entity receive [\receive(1,"spartan6")(1,8)\]
Compiling architecture implementation of entity crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity crcgentx [crcgentx_default]
Compiling architecture implementation of entity tx_intrfce [\tx_intrfce("spartan6")(1,8)\]
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(4,6,"spartan6")(1,...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,12,('0','0',...]
Compiling architecture implementation of entity cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity defer_state [defer_state_default]
Compiling architecture implementation of entity deferral [deferral_default]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(true,12,('0','0','...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,4,('1','0','...]
Compiling architecture imp of entity transmit [\transmit(1,"spartan6")(1,8)\]
Compiling architecture ram16x1s_v of entity RAM16X1S [\RAM16X1S("0000001000100000")\]
Compiling architecture imp of entity ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage [\BLK_MEM_GEN_V6_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_2_mem_module [\BLK_MEM_GEN_V6_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_2 [\BLK_MEM_GEN_V6_2("blk_mem_gen_v...]
Compiling architecture implementation of entity blk_mem_gen_wrapper [\blk_mem_gen_wrapper("spartan6",...]
Compiling architecture imp of entity emac_dpram [\emac_dpram("spartan6")(1,8)\]
Compiling architecture imp of entity mdio_if [mdio_if_default]
Compiling architecture imp of entity xemac [\xemac("spartan6",13,32,15000,1,...]
Compiling architecture rtl of entity axi_interface [\axi_interface("spartan6","AXI4"...]
Compiling architecture imp of entity axi_ethernetlite [\axi_ethernetlite("spartan6","Et...]
Compiling architecture structure of entity system_ethernet_mac_wrapper [system_ethernet_mac_wrapper_defa...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","DIP_Switch...]
Compiling architecture structure of entity system_dip_switches_4bits_wrapper [system_dip_switches_4bits_wrappe...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity MIMTLU_core [mimtlu_core_default]
Compiling architecture behavioral of entity TLU_SIMU [tlu_simu_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture imp of entity user_logic [\user_logic(4,32)\]
Compiling architecture imp of entity mimtlu [\mimtlu(32,32,('0','0','0','0','...]
Compiling architecture structure of entity system_mimtlu_0_wrapper [system_mimtlu_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system [\system:system_tb:dut:\]
Compiling architecture structure of entity system_tb
Time Resolution for simulation is 100fs.
Waiting for 438 sub-compilation(s) to finish...
Compiled 651 VHDL Units
Compiled 257 Verilog Units
Built simulation executable isim_system.exe
Fuse Memory Usage: 296944 KB
Fuse CPU Usage: 27720 ms
cd simulation/behavioral & \
	start /B isim_system -gui -tclbatch system_setup.tcl
Done!

********************************************************************************
At Local date and time: Fri Apr 19 12:51:52 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 12:51:54 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" Line 1691: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v13.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module PULLDOWN
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=5000,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=5000...
Compiling module system_mcb3_lpddr_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity system_proc_sys_reset_0_wrapper [system_proc_sys_reset_0_wrapper_...]
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package math_real
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling package family
Compiling architecture imp of entity intc_core [\intc_core("spartan6",32,4,('1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,9,('1','0','0','0',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6","microblaze...]
Compiling architecture structure of entity system_microblaze_0_intc_wrapper [system_microblaze_0_intc_wrapper...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity system_microblaze_0_ilmb_wrapper [system_microblaze_0_ilmb_wrapper...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity system_microblaze_0_i_bram_ctrl_wrapper [system_microblaze_0_i_bram_ctrl_...]
Compiling architecture structure of entity system_microblaze_0_dlmb_wrapper [system_microblaze_0_dlmb_wrapper...]
Compiling architecture structure of entity system_microblaze_0_d_bram_ctrl_wrapper [system_microblaze_0_d_bram_ctrl_...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity system_microblaze_0_bram_block_wrapper [system_microblaze_0_bram_block_w...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",false,"00000000...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PreFetch_Buffer [\PreFetch_Buffer(spartan6,0,0,"y...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111100000000000")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Decode [\Decode(32,1,spartan6,true,0,1,t...]
Compiling architecture ram32x1d_v of entity RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity Register_File_Bit [\Register_File_Bit(spartan6)\]
Compiling architecture imp of entity Register_File [\Register_File(32,spartan6,"yes"...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111000000001111111...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select [\Operand_Select(32,0,false,false...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(1,true,spartan6)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture imp of entity Shift_Logic_Bit [\Shift_Logic_Bit(spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture imp of entity Shift_Logic_Module [\Shift_Logic_Module(true,32,spar...]
Compiling architecture imp of entity barrel_shift [\barrel_shift(32,true,spartan6)\]
Compiling architecture imp of entity Div_unit [\Div_unit(spartan6,32,true,"yes"...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture imp of entity Result_Mux_Bit [\Result_Mux_Bit(spartan6)\]
Compiling architecture imp of entity Result_Mux [\Result_Mux(32,spartan6)\]
Compiling architecture imp of entity Zero_Detect [\Zero_Detect(32,spartan6)\]
Compiling architecture imp of entity MSR_Reg_Bit [\MSR_Reg_Bit(spartan6)\]
Compiling architecture imp of entity MSR_Reg [\MSR_Reg(spartan6,('0','0','0','...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'0',"yes")(1,3)...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'1',"yes")(1,3)...]
Compiling architecture imp of entity PC_Module [\PC_Module(32,spartan6,('0','0',...]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','0',...]
Compiling architecture imp of entity Data_Flow [\Data_Flow(32,spartan6,true,1,0,...]
Compiling architecture imp of entity Byte_Doublet_Handle [\Byte_Doublet_Handle(spartan6,tr...]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000100000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000110010...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,13)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,21,1,9,true...]
Compiling architecture ramb16_s4_s4_v of entity RAMB16_S4_S4 [\RAMB16_S4_S4:system_tb:dut:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system_tb:dut:microblaze...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity DCache [\DCache:system_tb:dut:microblaze...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system_tb:dut:m...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system_tb:dut:microb...]
Compiling architecture structure of entity system_microblaze_0_wrapper [\system_microblaze_0_wrapper:sys...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity system_debug_module_wrapper [system_debug_module_wrapper_defa...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",12,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity system_clock_generator_0_wrapper [system_clock_generator_0_wrapper...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity system_axi_timer_0_wrapper [system_axi_timer_0_wrapper_defau...]
Compiling architecture rtl of entity baudrate [\baudrate(434)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",666666...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",6666666...]
Compiling architecture structure of entity system_usb_uart_wrapper [system_usb_uart_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,4,32,4,0,('0','0...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","LEDs_4Bits...]
Compiling architecture structure of entity system_leds_4bits_wrapper [system_leds_4bits_wrapper_defaul...]
Compiling package mac_pkg
Compiling architecture imp of entity rx_statemachine [\rx_statemachine(1)\]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v9_1_bhv_as [\fifo_generator_v9_1_bhv_as(6,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_1_conv [\fifo_generator_v9_1_conv(0,0,2,...]
Compiling architecture behavioral of entity fifo_generator_v9_1 [\fifo_generator_v9_1(0,0,2,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(0,"spartan6",6,0,...]
Compiling architecture implementation of entity rx_intrfce [\rx_intrfce("spartan6")(1,8)\]
Compiling architecture arch1 of entity crcgenrx [crcgenrx_default]
Compiling architecture imp of entity receive [\receive(1,"spartan6")(1,8)\]
Compiling architecture implementation of entity crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity crcgentx [crcgentx_default]
Compiling architecture implementation of entity tx_intrfce [\tx_intrfce("spartan6")(1,8)\]
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(4,6,"spartan6")(1,...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,12,('0','0',...]
Compiling architecture implementation of entity cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity defer_state [defer_state_default]
Compiling architecture implementation of entity deferral [deferral_default]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(true,12,('0','0','...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,4,('1','0','...]
Compiling architecture imp of entity transmit [\transmit(1,"spartan6")(1,8)\]
Compiling architecture ram16x1s_v of entity RAM16X1S [\RAM16X1S("0000001000100000")\]
Compiling architecture imp of entity ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage [\BLK_MEM_GEN_V6_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_2_mem_module [\BLK_MEM_GEN_V6_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_2 [\BLK_MEM_GEN_V6_2("blk_mem_gen_v...]
Compiling architecture implementation of entity blk_mem_gen_wrapper [\blk_mem_gen_wrapper("spartan6",...]
Compiling architecture imp of entity emac_dpram [\emac_dpram("spartan6")(1,8)\]
Compiling architecture imp of entity mdio_if [mdio_if_default]
Compiling architecture imp of entity xemac [\xemac("spartan6",13,32,15000,1,...]
Compiling architecture rtl of entity axi_interface [\axi_interface("spartan6","AXI4"...]
Compiling architecture imp of entity axi_ethernetlite [\axi_ethernetlite("spartan6","Et...]
Compiling architecture structure of entity system_ethernet_mac_wrapper [system_ethernet_mac_wrapper_defa...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","DIP_Switch...]
Compiling architecture structure of entity system_dip_switches_4bits_wrapper [system_dip_switches_4bits_wrappe...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity MIMTLU_core [mimtlu_core_default]
Compiling architecture behavioral of entity TLU_SIMU [tlu_simu_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture imp of entity user_logic [\user_logic(4,32)\]
Compiling architecture imp of entity mimtlu [\mimtlu(32,32,('0','0','0','0','...]
Compiling architecture structure of entity system_mimtlu_0_wrapper [system_mimtlu_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system [\system:system_tb:dut:\]
Compiling architecture structure of entity system_tb
Time Resolution for simulation is 100fs.
Waiting for 444 sub-compilation(s) to finish...
Compiled 651 VHDL Units
Compiled 257 Verilog Units
Built simulation executable isim_system.exe
Fuse Memory Usage: 297400 KB
Fuse CPU Usage: 27393 ms
cd simulation/behavioral & \
	start /B isim_system -gui -tclbatch system_setup.tcl
Done!

********************************************************************************
At Local date and time: Fri Apr 19 12:58:30 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 12:58:34 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 12:58:36 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" Line 1691: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v13.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module PULLDOWN
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=5000,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=5000...
Compiling module system_mcb3_lpddr_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity system_proc_sys_reset_0_wrapper [system_proc_sys_reset_0_wrapper_...]
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package math_real
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling package family
Compiling architecture imp of entity intc_core [\intc_core("spartan6",32,4,('1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,9,('1','0','0','0',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6","microblaze...]
Compiling architecture structure of entity system_microblaze_0_intc_wrapper [system_microblaze_0_intc_wrapper...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity system_microblaze_0_ilmb_wrapper [system_microblaze_0_ilmb_wrapper...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity system_microblaze_0_i_bram_ctrl_wrapper [system_microblaze_0_i_bram_ctrl_...]
Compiling architecture structure of entity system_microblaze_0_dlmb_wrapper [system_microblaze_0_dlmb_wrapper...]
Compiling architecture structure of entity system_microblaze_0_d_bram_ctrl_wrapper [system_microblaze_0_d_bram_ctrl_...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity system_microblaze_0_bram_block_wrapper [system_microblaze_0_bram_block_w...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",false,"00000000...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PreFetch_Buffer [\PreFetch_Buffer(spartan6,0,0,"y...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111100000000000")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Decode [\Decode(32,1,spartan6,true,0,1,t...]
Compiling architecture ram32x1d_v of entity RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity Register_File_Bit [\Register_File_Bit(spartan6)\]
Compiling architecture imp of entity Register_File [\Register_File(32,spartan6,"yes"...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111000000001111111...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select [\Operand_Select(32,0,false,false...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(1,true,spartan6)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture imp of entity Shift_Logic_Bit [\Shift_Logic_Bit(spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture imp of entity Shift_Logic_Module [\Shift_Logic_Module(true,32,spar...]
Compiling architecture imp of entity barrel_shift [\barrel_shift(32,true,spartan6)\]
Compiling architecture imp of entity Div_unit [\Div_unit(spartan6,32,true,"yes"...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture imp of entity Result_Mux_Bit [\Result_Mux_Bit(spartan6)\]
Compiling architecture imp of entity Result_Mux [\Result_Mux(32,spartan6)\]
Compiling architecture imp of entity Zero_Detect [\Zero_Detect(32,spartan6)\]
Compiling architecture imp of entity MSR_Reg_Bit [\MSR_Reg_Bit(spartan6)\]
Compiling architecture imp of entity MSR_Reg [\MSR_Reg(spartan6,('0','0','0','...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'0',"yes")(1,3)...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'1',"yes")(1,3)...]
Compiling architecture imp of entity PC_Module [\PC_Module(32,spartan6,('0','0',...]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','0',...]
Compiling architecture imp of entity Data_Flow [\Data_Flow(32,spartan6,true,1,0,...]
Compiling architecture imp of entity Byte_Doublet_Handle [\Byte_Doublet_Handle(spartan6,tr...]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000100000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000110010...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,13)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,21,1,9,true...]
Compiling architecture ramb16_s4_s4_v of entity RAMB16_S4_S4 [\RAMB16_S4_S4:system_tb:dut:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system_tb:dut:microblaze...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
Compiling architecture imp of entity DCache [\DCache:system_tb:dut:microblaze...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system_tb:dut:m...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system_tb:dut:microb...]
Compiling architecture structure of entity system_microblaze_0_wrapper [\system_microblaze_0_wrapper:sys...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity system_debug_module_wrapper [system_debug_module_wrapper_defa...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",12,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity system_clock_generator_0_wrapper [system_clock_generator_0_wrapper...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity system_axi_timer_0_wrapper [system_axi_timer_0_wrapper_defau...]
Compiling architecture rtl of entity baudrate [\baudrate(434)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",666666...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",6666666...]
Compiling architecture structure of entity system_usb_uart_wrapper [system_usb_uart_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,4,32,4,0,('0','0...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","LEDs_4Bits...]
Compiling architecture structure of entity system_leds_4bits_wrapper [system_leds_4bits_wrapper_defaul...]
Compiling package mac_pkg
Compiling architecture imp of entity rx_statemachine [\rx_statemachine(1)\]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v9_1_bhv_as [\fifo_generator_v9_1_bhv_as(6,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_1_conv [\fifo_generator_v9_1_conv(0,0,2,...]
Compiling architecture behavioral of entity fifo_generator_v9_1 [\fifo_generator_v9_1(0,0,2,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(0,"spartan6",6,0,...]
Compiling architecture implementation of entity rx_intrfce [\rx_intrfce("spartan6")(1,8)\]
Compiling architecture arch1 of entity crcgenrx [crcgenrx_default]
Compiling architecture imp of entity receive [\receive(1,"spartan6")(1,8)\]
Compiling architecture implementation of entity crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity crcgentx [crcgentx_default]
Compiling architecture implementation of entity tx_intrfce [\tx_intrfce("spartan6")(1,8)\]
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(4,6,"spartan6")(1,...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,12,('0','0',...]
Compiling architecture implementation of entity cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity defer_state [defer_state_default]
Compiling architecture implementation of entity deferral [deferral_default]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(true,12,('0','0','...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,4,('1','0','...]
Compiling architecture imp of entity transmit [\transmit(1,"spartan6")(1,8)\]
Compiling architecture ram16x1s_v of entity RAM16X1S [\RAM16X1S("0000001000100000")\]
Compiling architecture imp of entity ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage [\BLK_MEM_GEN_V6_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_2_mem_module [\BLK_MEM_GEN_V6_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_2 [\BLK_MEM_GEN_V6_2("blk_mem_gen_v...]
Compiling architecture implementation of entity blk_mem_gen_wrapper [\blk_mem_gen_wrapper("spartan6",...]
Compiling architecture imp of entity emac_dpram [\emac_dpram("spartan6")(1,8)\]
Compiling architecture imp of entity mdio_if [mdio_if_default]
Compiling architecture imp of entity xemac [\xemac("spartan6",13,32,15000,1,...]
Compiling architecture rtl of entity axi_interface [\axi_interface("spartan6","AXI4"...]
Compiling architecture imp of entity axi_ethernetlite [\axi_ethernetlite("spartan6","Et...]
Compiling architecture structure of entity system_ethernet_mac_wrapper [system_ethernet_mac_wrapper_defa...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","DIP_Switch...]
Compiling architecture structure of entity system_dip_switches_4bits_wrapper [system_dip_switches_4bits_wrappe...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity MIMTLU_core [mimtlu_core_default]
Compiling architecture behavioral of entity TLU_SIMU [tlu_simu_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture imp of entity user_logic [\user_logic(4,32)\]
Compiling architecture imp of entity mimtlu [\mimtlu(32,32,('0','0','0','0','...]
Compiling architecture structure of entity system_mimtlu_0_wrapper [system_mimtlu_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system [\system:system_tb:dut:\]
Compiling architecture structure of entity system_tb
Time Resolution for simulation is 100fs.
Waiting for 428 sub-compilation(s) to finish...
Compiled 651 VHDL Units
Compiled 257 Verilog Units
Built simulation executable isim_system.exe
Fuse Memory Usage: 297464 KB
Fuse CPU Usage: 27845 ms
cd simulation/behavioral & \
	start /B isim_system -gui -tclbatch system_setup.tcl
Done!

********************************************************************************
At Local date and time: Fri Apr 19 13:25:48 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 13:25:51 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" Line 1691: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v13.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module PULLDOWN
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=5000,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=5000...
Compiling module system_mcb3_lpddr_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity system_proc_sys_reset_0_wrapper [system_proc_sys_reset_0_wrapper_...]
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package math_real
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling package family
Compiling architecture imp of entity intc_core [\intc_core("spartan6",32,4,('1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,9,('1','0','0','0',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6","microblaze...]
Compiling architecture structure of entity system_microblaze_0_intc_wrapper [system_microblaze_0_intc_wrapper...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity system_microblaze_0_ilmb_wrapper [system_microblaze_0_ilmb_wrapper...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity system_microblaze_0_i_bram_ctrl_wrapper [system_microblaze_0_i_bram_ctrl_...]
Compiling architecture structure of entity system_microblaze_0_dlmb_wrapper [system_microblaze_0_dlmb_wrapper...]
Compiling architecture structure of entity system_microblaze_0_d_bram_ctrl_wrapper [system_microblaze_0_d_bram_ctrl_...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity system_microblaze_0_bram_block_wrapper [system_microblaze_0_bram_block_w...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",false,"00000000...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PreFetch_Buffer [\PreFetch_Buffer(spartan6,0,0,"y...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111100000000000")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Decode [\Decode(32,1,spartan6,true,0,1,t...]
Compiling architecture ram32x1d_v of entity RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity Register_File_Bit [\Register_File_Bit(spartan6)\]
Compiling architecture imp of entity Register_File [\Register_File(32,spartan6,"yes"...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111000000001111111...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select [\Operand_Select(32,0,false,false...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(1,true,spartan6)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture imp of entity Shift_Logic_Bit [\Shift_Logic_Bit(spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture imp of entity Shift_Logic_Module [\Shift_Logic_Module(true,32,spar...]
Compiling architecture imp of entity barrel_shift [\barrel_shift(32,true,spartan6)\]
Compiling architecture imp of entity Div_unit [\Div_unit(spartan6,32,true,"yes"...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture imp of entity Result_Mux_Bit [\Result_Mux_Bit(spartan6)\]
Compiling architecture imp of entity Result_Mux [\Result_Mux(32,spartan6)\]
Compiling architecture imp of entity Zero_Detect [\Zero_Detect(32,spartan6)\]
Compiling architecture imp of entity MSR_Reg_Bit [\MSR_Reg_Bit(spartan6)\]
Compiling architecture imp of entity MSR_Reg [\MSR_Reg(spartan6,('0','0','0','...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'0',"yes")(1,3)...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'1',"yes")(1,3)...]
Compiling architecture imp of entity PC_Module [\PC_Module(32,spartan6,('0','0',...]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','0',...]
Compiling architecture imp of entity Data_Flow [\Data_Flow(32,spartan6,true,1,0,...]
Compiling architecture imp of entity Byte_Doublet_Handle [\Byte_Doublet_Handle(spartan6,tr...]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000100000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000110010...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,13)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,21,1,9,true...]
Compiling architecture ramb16_s4_s4_v of entity RAMB16_S4_S4 [\RAMB16_S4_S4:system_tb:dut:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system_tb:dut:microblaze...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
Compiling architecture imp of entity DCache [\DCache:system_tb:dut:microblaze...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system_tb:dut:m...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system_tb:dut:microb...]
Compiling architecture structure of entity system_microblaze_0_wrapper [\system_microblaze_0_wrapper:sys...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity system_debug_module_wrapper [system_debug_module_wrapper_defa...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",12,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity system_clock_generator_0_wrapper [system_clock_generator_0_wrapper...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity system_axi_timer_0_wrapper [system_axi_timer_0_wrapper_defau...]
Compiling architecture rtl of entity baudrate [\baudrate(434)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",666666...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",6666666...]
Compiling architecture structure of entity system_usb_uart_wrapper [system_usb_uart_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,4,32,4,0,('0','0...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","LEDs_4Bits...]
Compiling architecture structure of entity system_leds_4bits_wrapper [system_leds_4bits_wrapper_defaul...]
Compiling package mac_pkg
Compiling architecture imp of entity rx_statemachine [\rx_statemachine(1)\]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v9_1_bhv_as [\fifo_generator_v9_1_bhv_as(6,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_1_conv [\fifo_generator_v9_1_conv(0,0,2,...]
Compiling architecture behavioral of entity fifo_generator_v9_1 [\fifo_generator_v9_1(0,0,2,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(0,"spartan6",6,0,...]
Compiling architecture implementation of entity rx_intrfce [\rx_intrfce("spartan6")(1,8)\]
Compiling architecture arch1 of entity crcgenrx [crcgenrx_default]
Compiling architecture imp of entity receive [\receive(1,"spartan6")(1,8)\]
Compiling architecture implementation of entity crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity crcgentx [crcgentx_default]
Compiling architecture implementation of entity tx_intrfce [\tx_intrfce("spartan6")(1,8)\]
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(4,6,"spartan6")(1,...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,12,('0','0',...]
Compiling architecture implementation of entity cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity defer_state [defer_state_default]
Compiling architecture implementation of entity deferral [deferral_default]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(true,12,('0','0','...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,4,('1','0','...]
Compiling architecture imp of entity transmit [\transmit(1,"spartan6")(1,8)\]
Compiling architecture ram16x1s_v of entity RAM16X1S [\RAM16X1S("0000001000100000")\]
Compiling architecture imp of entity ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage [\BLK_MEM_GEN_V6_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_2_mem_module [\BLK_MEM_GEN_V6_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_2 [\BLK_MEM_GEN_V6_2("blk_mem_gen_v...]
Compiling architecture implementation of entity blk_mem_gen_wrapper [\blk_mem_gen_wrapper("spartan6",...]
Compiling architecture imp of entity emac_dpram [\emac_dpram("spartan6")(1,8)\]
Compiling architecture imp of entity mdio_if [mdio_if_default]
Compiling architecture imp of entity xemac [\xemac("spartan6",13,32,15000,1,...]
Compiling architecture rtl of entity axi_interface [\axi_interface("spartan6","AXI4"...]
Compiling architecture imp of entity axi_ethernetlite [\axi_ethernetlite("spartan6","Et...]
Compiling architecture structure of entity system_ethernet_mac_wrapper [system_ethernet_mac_wrapper_defa...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","DIP_Switch...]
Compiling architecture structure of entity system_dip_switches_4bits_wrapper [system_dip_switches_4bits_wrappe...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity MIMTLU_core [mimtlu_core_default]
Compiling architecture behavioral of entity TLU_SIMU [tlu_simu_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture imp of entity user_logic [\user_logic(4,32)\]
Compiling architecture imp of entity mimtlu [\mimtlu(32,32,('0','0','0','0','...]
Compiling architecture structure of entity system_mimtlu_0_wrapper [system_mimtlu_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system [\system:system_tb:dut:\]
Compiling architecture structure of entity system_tb
Time Resolution for simulation is 100fs.
Waiting for 427 sub-compilation(s) to finish...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Fri Apr 19 13:27:11 2013
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 13:27:14 2013
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_system.exe 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/double_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/pulse_synchronizer.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/shared_ram_ivar.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/parity.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/alu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/MIMTLU_core.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TLU_SIMULATOR.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/TOP.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/user_logic.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/pcores/mimtlu_v1_00_a/hdl/vhdl/mimtlu.vhd" into library mimtlu_v1_00_a
Parsing VHDL file "system_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_intc_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "system_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "system_debug_module_wrapper.vhd" into library work
Parsing VHDL file "system_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "system_axi_timer_0_wrapper.vhd" into library work
Analyzing Verilog file "system_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "system_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "system_usb_uart_wrapper.vhd" into library work
Analyzing Verilog file "system_mcb3_lpddr_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "system_leds_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_ethernet_mac_wrapper.vhd" into library work
Parsing VHDL file "system_dip_switches_4bits_wrapper.vhd" into library work
Parsing VHDL file "system_mimtlu_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/debug.vhd" Line 1691: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v13.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module system_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module PULLDOWN
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=5000,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=5000...
Compiling module system_mcb3_lpddr_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity system_proc_sys_reset_0_wrapper [system_proc_sys_reset_0_wrapper_...]
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package math_real
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling package family
Compiling architecture imp of entity intc_core [\intc_core("spartan6",32,4,('1',...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,9,('1','0','0','0',...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6","microblaze...]
Compiling architecture structure of entity system_microblaze_0_intc_wrapper [system_microblaze_0_intc_wrapper...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity system_microblaze_0_ilmb_wrapper [system_microblaze_0_ilmb_wrapper...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity system_microblaze_0_i_bram_ctrl_wrapper [system_microblaze_0_i_bram_ctrl_...]
Compiling architecture structure of entity system_microblaze_0_dlmb_wrapper [system_microblaze_0_dlmb_wrapper...]
Compiling architecture structure of entity system_microblaze_0_d_bram_ctrl_wrapper [system_microblaze_0_d_bram_ctrl_...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(9,9,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity system_microblaze_0_bram_block_wrapper [system_microblaze_0_bram_block_w...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",false,"00000000...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PreFetch_Buffer [\PreFetch_Buffer(spartan6,0,0,"y...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111100000000000")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Decode [\Decode(32,1,spartan6,true,0,1,t...]
Compiling architecture ram32x1d_v of entity RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity Register_File_Bit [\Register_File_Bit(spartan6)\]
Compiling architecture imp of entity Register_File [\Register_File(32,spartan6,"yes"...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111000000001111111...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select_Bit [\Operand_Select_Bit(spartan6,tru...]
Compiling architecture imp of entity Operand_Select [\Operand_Select(32,0,false,false...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(1,true,spartan6)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture imp of entity Shift_Logic_Bit [\Shift_Logic_Bit(spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture imp of entity Shift_Logic_Module [\Shift_Logic_Module(true,32,spar...]
Compiling architecture imp of entity barrel_shift [\barrel_shift(32,true,spartan6)\]
Compiling architecture imp of entity Div_unit [\Div_unit(spartan6,32,true,"yes"...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture imp of entity Result_Mux_Bit [\Result_Mux_Bit(spartan6)\]
Compiling architecture imp of entity Result_Mux [\Result_Mux(32,spartan6)\]
Compiling architecture imp of entity Zero_Detect [\Zero_Detect(32,spartan6)\]
Compiling architecture imp of entity MSR_Reg_Bit [\MSR_Reg_Bit(spartan6)\]
Compiling architecture imp of entity MSR_Reg [\MSR_Reg(spartan6,('0','0','0','...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'0',"yes")(1,3)...]
Compiling architecture imp of entity PC_Bit [\PC_Bit(spartan6,'1',"yes")(1,3)...]
Compiling architecture imp of entity PC_Module [\PC_Module(32,spartan6,('0','0',...]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','0',...]
Compiling architecture imp of entity Data_Flow [\Data_Flow(32,spartan6,true,1,0,...]
Compiling architecture imp of entity Byte_Doublet_Handle [\Byte_Doublet_Handle(spartan6,tr...]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"101001000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000100000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000110010...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,13)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,21,1,9,true...]
Compiling architecture ramb16_s4_s4_v of entity RAMB16_S4_S4 [\RAMB16_S4_S4:system_tb:dut:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system_tb:dut:microblaze...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity DCache [\DCache:system_tb:dut:microblaze...]
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/hdl/vhdl/cache_interface.vhd" Line 1896: Range is empty (null range)
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system_tb:dut:m...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system_tb:dut:microb...]
Compiling architecture structure of entity system_microblaze_0_wrapper [\system_microblaze_0_wrapper:sys...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity system_debug_module_wrapper [system_debug_module_wrapper_defa...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",12,0.0,1...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity system_clock_generator_0_wrapper [system_clock_generator_0_wrapper...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity system_axi_timer_0_wrapper [system_axi_timer_0_wrapper_defau...]
Compiling architecture rtl of entity baudrate [\baudrate(434)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",666666...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",6666666...]
Compiling architecture structure of entity system_usb_uart_wrapper [system_usb_uart_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,4,32,4,0,('0','0...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","LEDs_4Bits...]
Compiling architecture structure of entity system_leds_4bits_wrapper [system_leds_4bits_wrapper_defaul...]
Compiling package mac_pkg
Compiling architecture imp of entity rx_statemachine [\rx_statemachine(1)\]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v9_1_bhv_as [\fifo_generator_v9_1_bhv_as(6,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_1_conv [\fifo_generator_v9_1_conv(0,0,2,...]
Compiling architecture behavioral of entity fifo_generator_v9_1 [\fifo_generator_v9_1(0,0,2,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(0,"spartan6",6,0,...]
Compiling architecture implementation of entity rx_intrfce [\rx_intrfce("spartan6")(1,8)\]
Compiling architecture arch1 of entity crcgenrx [crcgenrx_default]
Compiling architecture imp of entity receive [\receive(1,"spartan6")(1,8)\]
Compiling architecture implementation of entity crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity crcgentx [crcgentx_default]
Compiling architecture implementation of entity tx_intrfce [\tx_intrfce("spartan6")(1,8)\]
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(4,6,"spartan6")(1,...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,12,('0','0',...]
Compiling architecture implementation of entity cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity defer_state [defer_state_default]
Compiling architecture implementation of entity deferral [deferral_default]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(true,12,('0','0','...]
Compiling architecture imp of entity ld_arith_reg [\ld_arith_reg(false,4,('1','0','...]
Compiling architecture imp of entity transmit [\transmit(1,"spartan6")(1,8)\]
Compiling architecture ram16x1s_v of entity RAM16X1S [\RAM16X1S("0000001000100000")\]
Compiling architecture imp of entity ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_2_output_stage [\BLK_MEM_GEN_V6_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_2_softecc_output_reg_stage [\BLK_MEM_GEN_V6_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_2_mem_module [\BLK_MEM_GEN_V6_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_2 [\BLK_MEM_GEN_V6_2("blk_mem_gen_v...]
Compiling architecture implementation of entity blk_mem_gen_wrapper [\blk_mem_gen_wrapper("spartan6",...]
Compiling architecture imp of entity emac_dpram [\emac_dpram("spartan6")(1,8)\]
Compiling architecture imp of entity mdio_if [mdio_if_default]
Compiling architecture imp of entity xemac [\xemac("spartan6",13,32,15000,1,...]
Compiling architecture rtl of entity axi_interface [\axi_interface("spartan6","AXI4"...]
Compiling architecture imp of entity axi_ethernetlite [\axi_ethernetlite("spartan6","Et...]
Compiling architecture structure of entity system_ethernet_mac_wrapper [system_ethernet_mac_wrapper_defa...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","DIP_Switch...]
Compiling architecture structure of entity system_dip_switches_4bits_wrapper [system_dip_switches_4bits_wrappe...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture behavioral of entity MIMTLU_core [mimtlu_core_default]
Compiling architecture behavioral of entity TLU_SIMU [tlu_simu_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture imp of entity user_logic [\user_logic(4,32)\]
Compiling architecture imp of entity mimtlu [\mimtlu(32,32,('0','0','0','0','...]
Compiling architecture structure of entity system_mimtlu_0_wrapper [system_mimtlu_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system [\system:system_tb:dut:\]
Compiling architecture structure of entity system_tb
Time Resolution for simulation is 100fs.
Waiting for 442 sub-compilation(s) to finish...
Compiled 651 VHDL Units
Compiled 257 Verilog Units
Built simulation executable isim_system.exe
Fuse Memory Usage: 296952 KB
Fuse CPU Usage: 29514 ms
cd simulation/behavioral & \
	start /B isim_system -gui -tclbatch system_setup.tcl
Done!

********************************************************************************
At Local date and time: Fri Apr 19 13:31:49 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v1_01_b;d=ds787
   _axi_ethernetlite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing MCB3_LPDDR.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing DIP_Switches_4Bits.jpg.....
Rasterizing mimtlu_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 56 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 69 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 80 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 87 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 103 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 119 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 151 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 185 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 197 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 205 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 212 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 228 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 272 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 286 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 312 - Copying
cache implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 326 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 35.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" ...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_dip_switc
hes_4bits_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_usb_uart_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_clock_gen
erator_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mimtlu_0_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_proc_sys_
reset_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_debug_mod
ule_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi_timer
_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_leds_4bit
s_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethern
   et_mac_wrapper.ncf(4)], is specified without a duration.  This will result in
   a lack of hold time checks in timing reports.  If hold time checks are
   desired a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=V10) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "mimtlu_0_USER_CLOCK_pin_IBUFG" (Output Signal =
   mimtlu_0_USER_CLOCK_pin_IBUFG)
   	PAD symbol "mimtlu_0_USER_CLOCK_pin" (Pad Signal = mimtlu_0_USER_CLOCK_pin)
   	PAD symbol "mimtlu_0_CLOCK_Y3_pin" (Pad Signal = mimtlu_0_CLOCK_Y3_pin)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   1
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 19 13:38:55 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y2_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_USER_CLOCK_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'mimtlu_0_CLOCK_Y3_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_MAC	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75000000-0x7500ffff) mimtlu_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line
   286
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 56 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 69 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 80 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 87 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 103 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 119 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 151 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 185 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 197 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 205 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 212 - Copying
cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 228 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 272 - Copying
cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_mac -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 286 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 312 - Copying
cache implementation netlist
IPNAME:mimtlu INSTANCE:mimtlu_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 326 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 112 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mimtlu_0 - C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs
line 326 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 164 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/clock_generator_
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 31.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system.ngc" ...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_dip_switc
hes_4bits_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_usb_uart_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_clock_gen
erator_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mimtlu_0_
wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_proc_sys_
reset_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_debug_mod
ule_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi_timer
_0_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_leds_4bit
s_wrapper.ngc"...
Loading design module
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethernet_
mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_ethern
   et_mac_wrapper.ncf(4)], is specified without a duration.  This will result in
   a lack of hold time checks in timing reports.  If hold time checks are
   desired a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_mcb3_lpdd
r_wrapper.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4lite_
0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_axi4_0_wr
apper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/mbenoit/Documents/FPGA_Projects/MIMTLU/implementation/system_microblaz
e_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_MAC_COL connected to top level port
   Ethernet_MAC_COL has been removed.
WARNING:MapLib:701 - Signal mimtlu_0_USER_CLOCK_pin connected to top level port
   mimtlu_0_USER_CLOCK_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2e312ec1) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 77 IOs, 76 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:2e312ec1) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8a40c901) REAL time: 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fca2e4bc) REAL time: 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fca2e4bc) REAL time: 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:fca2e4bc) REAL time: 35 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:a6f78884) REAL time: 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:11210a15) REAL time: 36 secs 

Phase 9.8  Global Placement
........................
.......................................................
.................................................................................
.................................................................................
................................................
Phase 9.8  Global Placement (Checksum:e30df181) REAL time: 1 mins 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e30df181) REAL time: 1 mins 35 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:620c0753) REAL time: 1 mins 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:620c0753) REAL time: 1 mins 45 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d427b71e) REAL time: 1 mins 46 secs 

Total REAL time to Placer completion: 1 mins 46 secs 
Total CPU  time to Placer completion: 1 mins 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    7
Slice Logic Utilization:
  Number of Slice Registers:                 3,329 out of  11,440   29
    Number used as Flip Flops:               3,326
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,126 out of   5,720   72
    Number used as logic:                    3,840 out of   5,720   67
      Number using O6 output only:           2,829
      Number using O5 output only:              97
      Number using O5 and O6:                  914
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     82
      Number with same-slice register load:     70
      Number with same-slice carry load:        10
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 1,403 out of   1,430   98
  Number of MUXCYs used:                       724 out of   2,860   25
  Number of LUT Flip Flop pairs used:        4,534
    Number with an unused Flip Flop:         1,536 out of   4,534   33
    Number with an unused LUT:                 408 out of   4,534    8
    Number of fully used LUT-FF pairs:       2,590 out of   4,534   57
    Number of unique control sets:             307
    Number of slice register sites lost
      to control set restrictions:           1,254 out of  11,440   10

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       76 out of      77   98
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  518 MB
Total REAL time to MAP completion:  1 mins 52 secs 
Total CPU time to MAP completion:   1 mins 48 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "Ethernet_MAC_RX_CLK";>
   [system.pcf(13564)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,329 out of  11,440   29
    Number used as Flip Flops:               3,326
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,126 out of   5,720   72
    Number used as logic:                    3,840 out of   5,720   67
      Number using O6 output only:           2,829
      Number using O5 output only:              97
      Number using O5 and O6:                  914
      Number used as ROM:                        0
    Number used as Memory:                     204 out of   1,440   14
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           128
        Number using O6 output only:            38
        Number using O5 output only:             1
        Number using O5 and O6:                 89
    Number used exclusively as route-thrus:     82
      Number with same-slice register load:     70
      Number with same-slice carry load:        10
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 1,403 out of   1,430   98
  Number of MUXCYs used:                       724 out of   2,860   25
  Number of LUT Flip Flop pairs used:        4,534
    Number with an unused Flip Flop:         1,536 out of   4,534   33
    Number with an unused LUT:                 408 out of   4,534    8
    Number of fully used LUT-FF pairs:       2,590 out of   4,534   57
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       76 out of      77   98
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  50 out of     200   25
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 28531 unrouted;      REAL time: 17 secs 

Phase  2  : 23954 unrouted;      REAL time: 18 secs 

Phase  3  : 11361 unrouted;      REAL time: 26 secs 

Phase  4  : 11361 unrouted; (Setup:0, Hold:5911, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6236, Component Switching Limit:0)     REAL time: 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6236, Component Switching Limit:0)     REAL time: 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6236, Component Switching Limit:0)     REAL time: 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6236, Component Switching Limit:0)     REAL time: 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 
Total REAL time to Router completion: 45 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:79 - 
   The following Clock signals are not routed on the dedicated
   global clock routing resources. This will usually result in
   longer delays and higher skew for the clock load pins. This could
   be the result of incorrect clock placement, more than 8 clocks
   feeding logic in a single quadrant of the device, or incorrect
   logic partitioning into the quadrant(s). Check the timing report
   to verify the delay and skew for this net
Net Name: mimtlu_0_CLOCK_Y3_pin_IBUFG_BUFG

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 | BUFGMUX_X3Y13| No   | 1244 |  0.691     |  2.082      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   60 |  0.109     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0/mimtlu_0/US |              |      |      |            |             |
|ER_LOGIC_I/MIMTLU_en |              |      |      |            |             |
|           t/clk_out |  BUFGMUX_X2Y3| No   |    1 |  0.000     |  1.466      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   20 |  1.246     |  2.217      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_RX_CLK_ |              |      |      |            |             |
|                IBUF |         Local|      |   17 |  0.831     |  4.415      |
+---------------------+--------------+------+------+------------+-------------+
|mimtlu_0_CLOCK_Y3_pi |              |      |      |            |             |
|        n_IBUFG_BUFG |         Local|      |   20 |  0.707     |  2.108      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|           _bufpll_o |         Local|      |   31 |  0.704     |  1.620      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/sysclk_2x |              |      |      |            |             |
|       _180_bufpll_o |         Local|      |   37 |  0.723     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/ioi_ |              |      |      |            |             |
|             drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|        ay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mcb_ui_top_0/mcb_r |              |      |      |            |             |
|aw_wrapper_inst/idel |              |      |      |            |             |
|       ay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  4.608     |  5.869      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.489      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  0.938      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.2500125  |             |            |            |        |            
  ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_Y3 = PERIOD TIMEGRP "mimtlu_0_CL | SETUP       |     1.751ns|     8.249ns|       0|           0
  OCK_Y3_pin" 100 MHz HIGH 50| HOLD        |     0.453ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.963ns|    13.037ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.301ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.656ns|     1.344ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" MAXSKEW =  | NETSKEW     |     4.924ns|     1.076ns|       0|           0
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_MA | SETUP       |     6.566ns|    -0.566ns|       0|           0
  C_RX_CLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |    10.065ns|    11.242ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.445ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC_RX_CLK_IBUF" PERIOD = 4 | SETUP       |    10.851ns|     8.997ns|       0|           0
  0 ns HIGH 14 ns                           | HOLD        |     0.307ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|    10.284ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.079ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.433ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_ | N/A         |         N/A|         N/A|     N/A|         N/A
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB3_LPDDR_SYS_RST_SYNCH_pat | SETUP       |         N/A|     2.544ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.497ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_TX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     9.827ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     3.507ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_RX_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     8.107ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_RX_AXI_FP_Ethernet_MAC_path" TIG | SETUP       |         N/A|     2.928ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.419ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.108ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.164ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.686ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     13.037ns|            0|            0|            0|       320535|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     13.037ns|          N/A|            0|            0|       320535|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  457 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "Ethernet_MAC_RX_CLK";> [system.pcf(13564)], is specified without a duration.
    This will result in a lack of hold time checks in timing reports.  If hold
   time checks are desired a duration value should be specified following the
   'VALID' keyword.

WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB3_LPDDR_CALIB_DONE_SYNCH_path" TIG; ignored during timing
   analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 322240 paths, 2 nets, and 23663 connections

Design statistics:
   Minimum period:  13.037ns (Maximum frequency:  76.705MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   1.344ns


Analysis completed Fri Apr 19 13:44:02 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Fri Apr 19 13:44:10 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 13:44:54 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: mimtlu_0_CLOCK_Y2_pin, CONNECTOR: mimtlu_0_CLOCK_Y2 -
   floating connection -
   C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\system.mhs line 47 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110110 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v1_01_b;d=ds787
   _axi_ethernetlite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing MCB3_LPDDR.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing DIP_Switches_4Bits.jpg.....
Rasterizing mimtlu_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 13:45:14 2013
 xsdk.exe -hwspec C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 14:28:59 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Fri Apr 19 14:29:00 2013
 xsdk.exe -hwspec C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.filters
Done writing Tab View settings to:
	C:\Users\mbenoit\Documents\FPGA_Projects\MIMTLU\etc\system.gui
