<HTML>
<HEAD>
<META HTTP-EQUIV="CONTENT-TYPE" CONTENT="TEXT/HTML; CHARSET=UTF-8">
<TITLE>R - Set or Display Current CPU Registers</TITLE>
</HEAD>
<BODY>
<H1>R - Set or Display Current CPU Registers</H1><!-- entering slot 445 --><!-- Unable to decode bitmap format --><IMG SRC="309_L3_RSetorDisplayCurrent_95.gif" WIDTH=32 HEIGHT=32><!-- Unable to decode bitmap format --><IMG SRC="309_L3_RSetorDisplayCurrent_96.gif" WIDTH=32 HEIGHT=32>
<P>
Display or set the current CPU registers saved on entry to the Kernel Debugger.
Set default addresses for <A HREF="297_L3_EEnterDataIntoMemory.html">E command</A>,
<A HREF="285_L3_DDisplayMemory.html">D command</A>, <A HREF="285_L3_DDisplayMemory.html">K
command</A> and <A HREF="312_L3_UUnassemble.html">U command.</A>
<P>
Under the Dump Formatter this command is implemented as an alias to the
<A HREF="384_L3_RDisplayUsersRegiste.html">.R command</A>. Also applicable
to the Dump Formatter only, the default adressing mode is not set according
to the<B> VM</B> flags of the<B> EFLAGS</B> register but is assumed always
to be in protect mode. This has been corrected from fix pack 29 of Wapr
3.0 and base Warp 4.0.
<P>
The remaining discussion in the section applies to the Kernel Debugger.

<P>
<U><I>Syntax:</I></U>
<PRE>

──── R ───┬─────────────────────┬──────────────────────────────
            │                     │
            ├── T               ──┤
            │                     │
            ├─┤ <I>flag register  </I> ├─┤
            │                     │
            ├─┤ <I>2-bit flag     </I> ├─┤
            │                     │
            ├─┤ <I>16-bit register</I> ├─┤
            │                     │
            └─┤ <I>32-bit register</I> ├─┘

<B><I>flag register:</B></I>


             ┌─────────────────────────┐
                                      │
├─┬─ F  ─┬─────┬────────────────────┬──┴──────────────────────────┤
  ├─ EF ─┘     └── flag mnemonics ──┘
  │
  │          ┌─────────────────────────────┐
  │                                       │
  ├─ CR0 ──────┬────────────────────────┬──┴──────────────────────┤
  │            └── cr0 flag mnemonics ──┘
  │          ┌─────────────────────────────┐
  │                                       │
  └─ MSW ──────┬────────────────────────┬──┴──────────────────────┤
               └── msw flag mnemonics ──┘

<B><I>2-bit flag:</B></I>

├─── IOPL ─┬──────┬───────────────────────────────────────────────┤
           └─ pl ─┘


<B><I>16-bit register:</B></I>

├──┬─ AX   ─┬─────┬──────────────────┬────────────────────────────┤
   ├─ BX   ─┤     │                  │
   ├─ CX   ─┤     └── 16-bit value ──┘
   ├─ DX   ─┤
   ├─ SI   ─┤
   ├─ DI   ─┤
   ├─ SP   ─┤
   ├─ BP   ─┤
   ├─ IP   ─┤
   ├─ PC   ─┤
   ├─ ES   ─┤
   ├─ CS   ─┤
   ├─ DS   ─┤
   ├─ SS   ─┤
   ├─ FS   ─┤
   ├─ GS   ─┤
   ├─ TR   ─┤
   ├─ IDTL ─┤
   ├─ GDTL ─┤
   └─ LDTR ─┘



<B><I>32-bit register:</B></I>

├──┬─ EAX  ─┬─────┬──────────────────┬────────────────────────────┤
   ├─ EBX  ─┤     │                  │
   ├─ ECX  ─┤     └── 32-bit value ──┘
   ├─ EDX  ─┤
   ├─ ESI  ─┤
   ├─ EDI  ─┤
   ├─ ESP  ─┤
   ├─ EBP  ─┤
   ├─ EIP  ─┤
   ├─ CR2  ─┤
   ├─ CR3  ─┤
   ├─ CR4  ─┤
   ├─ DR0  ─┤
   ├─ DR1  ─┤
   ├─ DR2  ─┤
   ├─ DR3  ─┤
   ├─ DR6  ─┤
   ├─ DR7  ─┤
   ├─ TR6  ─┤
   ├─ TR7  ─┤
   ├─ IDTB ─┤
   └─ GDTB ─┘


</PRE>

<P>
<U><I>Parameters:</I></U><!-- lm: 0x2 1 -->
<UL>
<P>
<I><LI>Default)</I><!-- lm: 0x11 11 -->
<UL> Displays the current CPU registers
on entry to the Kernel Debugger and sets default addresses for <A HREF="297_L3_EEnterDataIntoMemory.html">E
command</A>, <A HREF="285_L3_DDisplayMemory.html">D command</A> and <A HREF="312_L3_UUnassemble.html">U
command.</A>
<P>
Register mnemonics are assigned the values displayed for use in address
expressions and operands of other Kernel Debugger and Dump Formatter commands.

<P>
<B>Note: </B>
<P>
The <A HREF="386_L3_SSetorDisplayDefault.html">.SS command</A> may be used
to change the displayed values of<B> CS</B>,<B> EIP</B>,<B> SS</B> and<B> ESP</B>.
It does not affect the values restored then the Kernel Debugger returns
control to the system.<!-- lm: 0x2 11 --><!-- lm: 0x2 1 -->
</UL><B> T</B><!-- lm: 0x11 11 -->
<UL> Toggle
register display mode between terse and non-terse forms. The terse form
suppresses display of the test, debug, control, descriptor table and task
registers.
<P>
This option affects both the<B> R</B> and <A HREF="384_L3_RDisplayUsersRegiste.html">.R
</A>commands.<!-- lm: 0x2 1 -->
</UL><B><I> flag register</B></I><!-- lm: 0x11 11 -->
<UL> Specifies
one of the flag registers to be modified. The following mnemonics may be
used:<!-- lm: 0x2 11 -->
<P>
<B>F</B><!-- lm: 0x2 26 -->
<UL> 80286<B> FLAGS</B> register.<!-- lm: 0x2 11 -->
</UL><B> EF
</B><!-- lm: 0x2 26 -->
<UL>80486<B> EFLAGS</B> register.<!-- lm: 0x2 11 -->
</UL><B> MSW
</B><!-- lm: 0x2 26 -->
<UL>Machine status word.<!-- lm: 0x2 11 -->
</UL><B> CR0
</B><!-- lm: 0x2 26 -->
<UL>Control register 0<!-- lm: 0x2 11 -->
</UL> Each
of the flag bits is specified by a mnemonic. More than one flag may be specified,
order being unimportant. The Kernel Debugger processes the flags from left
to right, if an invalid flag is encountered processing stops, but those
flags already processed remain in effect.
<P>
Some flags are toggled by<!-- entering slot 446 --> specifying a single
mnemonic, others use a one mnemonic for the set condition and a another
of the reset condition.
<P>
If replacements flags are omitted then the user is prompted for values.
<!-- lm: 0x2 1 -->
</UL><B><I>flag mnemonics</B></I><!-- lm: 0x11 11 -->
<UL> Specifies
one or more updated flags values for the<B> FLAGS</B> or<B> EFLAGS</B> registers.

<P>
The following mnemonics are defined. The value of<I> t</I> implies the flag
value is toggled when the mnemonic is specified:
<PRE>┌────┬────┬─────┬──────────────────────────────┐
│<I>Flag</I>│<I>Bit</I> │<I>Value</I>│<I>Description</I>                   │
├────┼────┼─────┼──────────────────────────────┤
│VM  │17  │t    │Virtual 8086 Mode (EFLAGS     │
│    │    │     │only)                         │
├────┼────┼─────┼──────────────────────────────┤
│RF  │16  │t    │Resume Flag - Disable Debug   │
│    │    │     │Exceptions (EFLAGS only)      │
├────┼────┼─────┼──────────────────────────────┤
│NT  │14  │t    │Nested Task                   │
├────┼────┼─────┼──────────────────────────────┤
│OV  │11  │1    │Overflow                      │
├────┼────┼─────┼──────────────────────────────┤
│NV  │11  │0    │¬Overflow                     │
├────┼────┼─────┼──────────────────────────────┤
│DN  │10  │1    │Direction Down                │
├────┼────┼─────┼──────────────────────────────┤
│UP  │10  │0    │Direction Up                  │
├────┼────┼─────┼──────────────────────────────┤
│EI  │9   │1    │Enable Interrupts             │
├────┼────┼─────┼──────────────────────────────┤
│DI  │9   │0    │Disable Interrupts            │
├────┼────┼─────┼──────────────────────────────┤
│NG  │7   │1    │Negative Sign                 │
├────┼────┼─────┼──────────────────────────────┤
│PL  │7   │0    │Plus Sign                     │
├────┼────┼─────┼──────────────────────────────┤
│ZR  │6   │1    │Zero Result                   │
├────┼────┼─────┼──────────────────────────────┤
│NZ  │6   │0    │Non-zero Result               │
├────┼────┼─────┼──────────────────────────────┤
│AC  │4   │1    │Auxiliary Carry               │
├────┼────┼─────┼──────────────────────────────┤
│NA  │4   │0    │¬Auxiliary Carry              │
├────┼────┼─────┼──────────────────────────────┤
│PE  │2   │1    │Parity Even                   │
├────┼────┼─────┼──────────────────────────────┤
│PO  │2   │0    │Parity Odd                    │
├────┼────┼─────┼──────────────────────────────┤
│CY  │0   │1    │Carry                         │
├────┼────┼─────┼──────────────────────────────┤
│NC  │0   │0    │¬Carry                        │
└────┴────┴─────┴──────────────────────────────┘
</PRE>
<!-- lm: 0x2 1 -->
</UL><B><I>cr0 flag mnemonics</B></I><!-- lm: 0x11 11 -->
<UL> Specifies
one or more updated flags values for the<B> CR0</B> register.
<P>
The following mnemonics are defined:
<PRE>┌────┬──────┬──────┬──────────────────────────────┐
│<I>Bit</I> │<I>Value</I> │<I>Flag</I>  │<I>Description</I>                   │
├────┼──────┼──────┼──────────────────────────────┤
│PG  │31    │1     │Paging Enabled                │
├────┼──────┼──────┼──────────────────────────────┤
│ET  │4     │1     │Extension Type Flag - x87     │
│    │      │      │support                       │
├────┼──────┼──────┼──────────────────────────────┤
│TS  │3     │1     │Task Switch Flag              │
├────┼──────┼──────┼──────────────────────────────┤
│EM  │2     │1     │Emulation exception           │
├────┼──────┼──────┼──────────────────────────────┤
│MP  │1     │1     │Math Present                  │
├────┼──────┼──────┼──────────────────────────────┤
│PM  │0     │1     │Protect Mode Enabled          │
└────┴──────┴──────┴──────────────────────────────┘
</PRE>
<!-- lm: 0x2 1 -->
</UL><B><I>msw flag mnemonics</B></I><!-- lm: 0x11 11 -->
<UL> Specifies
one or more updated flags values for the<B> MSW</B> register.
<P>
The following mnemonics are defined:
<PRE>┌────┬────┬─────┬──────────────────────────────┐
│<I>flag</I>│<I>bit</I> │<I>value</I>│<I>description</I>                   │
├────┼────┼─────┼──────────────────────────────┤
│TS  │3   │1    │Task Switch Flag              │
├────┼────┼─────┼──────────────────────────────┤
│EM  │2   │1    │Emulation exception           │
├────┼────┼─────┼──────────────────────────────┤
│MP  │1   │1    │Math Present                  │
├────┼────┼─────┼──────────────────────────────┤
│PM  │0   │1    │Protect Mode Enabled          │
└────┴────┴─────┴──────────────────────────────┘
</PRE>
<!-- lm: 0x2 1 -->
</UL><B><I>2-bit flag</B></I><!-- lm: 0x11 11 -->
<UL> This
option is used to specify that the<B> IOPL</B> field of the<B> FLAGS</B> or
<B>EFLAGS</B> register should be updated with the specified replacement
<B><I>2-bit value</B></I>. The mnemonic<B> IOPL</B> is coded to specify
this option.
<P>
If the replacement value is not specified then the user is prompted for
a value.<!-- lm: 0x2 1 -->
</UL><B><I> 16-bit register</B></I><!-- lm: 0x11 11 -->
<UL> This
option is used to set the value of a register where<I> 16-bit register</I> specifies
either one of the standard<B> INTEL</B> register mnemonics or:<!-- lm: 0x2 11 -->
<P>
<B>GDTL</B><!-- lm: 0x2 26 -->
<UL> The <A HREF="3331_L0_.html">GDT</A> limit.
<!-- lm: 0x2 11 -->
</UL><B>IDTL</B><!-- lm: 0x2 26 -->
<UL> The <A HREF="3278_L0_.html">IDT
</A>limit.<!-- lm: 0x2 11 -->
</UL><B> PC</B><!-- lm: 0x2 26 -->
<UL> The
program counter. This is synonymous with<B> IP</B>.<!-- lm: 0x2 11 -->
</UL> This
option implies a request to update a register value. If the corresponding
new<B><I> 16-bit value</B></I> is not specified then the prompted for a
replacement value.<!-- lm: 0x2 1 -->
</UL><B><I> 32-bit register</B></I><!-- lm: 0x11 11 -->
<UL> This
option is used to set the value of a register where<I> 32-bit register</I> specifies
one of the standard<B> INTEL</B> register mnemonics or<B> GDTB</B> or<B> IDTB</B>.

<P>
This option implies a request to update a register value. If the corresponding
new<B><I> 32-bit value</B></I> is not specified then the prompted for a
replacement value.<!-- lm: 0x2 1 -->
</UL><B><I> 2-bit value</B></I><!-- lm: 0x11 11 -->
<UL> Specifies
the 2-bit replacement value for the<B> IOPL</B>.<!-- lm: 0x2 1 -->
</UL><B><I> 16-bit
value</B></I><!-- lm: 0x11 11 -->
<UL> Specifies the 16-bit replacement
vaule for a given 16-bit register.<!-- lm: 0x2 1 -->
</UL><B><I> 32-bit
value</B></I><!-- lm: 0x11 11 -->
<UL> Specifies the 32-bit replacement
vaule for a given 32-bit register.<!-- lm: 0x2 1 -->
</UL>
<P>
<U><I>Results &amp; Notes:</I></U>
<P>
The register information is obtained from a special save area when the Kernel
Debugger is entered and restored from this area when control returns to
the system.
<P>
When no operands are specified the<B> R</B> command operates in display
mode in exactly the same manner as the <A HREF="384_L3_RDisplayUsersRegiste.html">.R
command</A>.
<P>
From fix pack 29 for Warp 3.0 and base Warp 4.0 Pentium Processor support
was added to the Kernel Debugger. This allows<B> CR4</B> to be specified
as a register mnemonic, though CR4 is<!-- entering slot 447 --> never displayed
without specifying it explicitely as an operand to the<B> R</B> command.
On non-Pentium systems,<B> CR4</B> is shown as<B> 00000000</B>.
<P>
When operands are specified the<B> R</B> command. operates in alter mode.
If no replacement value is supplied on the command then the user is prompted
with the current value followed by a colon prompt character. For example:

<PRE>##R SS
0030
:

</PRE>

<P>
Flag register value prompts have their current flag setting interpreted
using the mnemonics described above. For example:
<PRE>
##R EF
--(rf) --(vm) --(nt) nv(ov) up(dn) ei(di) pl(ng) nz(zr) na(ac) po(pe) nc(cy)
:

</PRE>

<P>
This example shows mnemonics for current settings followed by their negating
mnemonic in brackets. For example:<!-- lm: 0x2 6 -->
<UL>
<P>
<B>RF</B> is not in effect, but since it is a toggle flag, the value<B> RF
</B>specified at the prompt would set<B> RF</B>.<!-- lm: 0x2 6 -->
<P>
<B>NV</B> is in effect. To negate it, specify<B> OV</B> at the prompt.<!-- lm: 0x2 1 -->
</UL>

<P><HR>

<A HREF="308_L3_QQuittheDumpFormatte.html">[Back: Q - Quit the Dump Formatter]</A> <BR>
<A HREF="310_L3_SSearchMemoryforData.html">[Next: S - Search Memory for Data]</A> 
</BODY>
</HTML>
