
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11693 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1431.492 ; gain = 39.906 ; free physical = 1002 ; free virtual = 3708
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/imports/new/top.vhd:17]
WARNING: [Synth 8-614] signal 'row_shift_register' is read in the process but is not in the sensitivity list [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/imports/new/top.vhd:133]
INFO: [Synth 8-3491] module 'm_row' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:8' bound to instance 'row0' of component 'm_row' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/imports/new/top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'm_row' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:20]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:7' bound to instance 'color_channel0' of component 'm_color_channel' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:34]
INFO: [Synth 8-638] synthesizing module 'm_color_channel' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:19]
INFO: [Synth 8-3491] module 'm_pwm_generator' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/pwm_generator.vhd:12' bound to instance 'pwm_generator_r' of component 'm_pwm_generator' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:30]
INFO: [Synth 8-638] synthesizing module 'm_pwm_generator' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/pwm_generator.vhd:20]
WARNING: [Synth 8-614] signal 'ocr' is read in the process but is not in the sensitivity list [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/pwm_generator.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'm_pwm_generator' (1#1) [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/pwm_generator.vhd:20]
INFO: [Synth 8-3491] module 'm_pwm_generator' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/pwm_generator.vhd:12' bound to instance 'pwm_generator_g' of component 'm_pwm_generator' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:38]
INFO: [Synth 8-3491] module 'm_pwm_generator' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/pwm_generator.vhd:12' bound to instance 'pwm_generator_b' of component 'm_pwm_generator' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'm_color_channel' (2#1) [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:19]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:7' bound to instance 'color_channel1' of component 'm_color_channel' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:45]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:7' bound to instance 'color_channel2' of component 'm_color_channel' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:56]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:7' bound to instance 'color_channel3' of component 'm_color_channel' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:67]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:7' bound to instance 'color_channel4' of component 'm_color_channel' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:78]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:7' bound to instance 'color_channel5' of component 'm_color_channel' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:89]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:7' bound to instance 'color_channel6' of component 'm_color_channel' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:100]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/color_channel.vhd:7' bound to instance 'color_channel7' of component 'm_color_channel' [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'm_row' (3#1) [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/new/row.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/sources_1/imports/new/top.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.242 ; gain = 84.656 ; free physical = 1015 ; free virtual = 3720
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.242 ; gain = 84.656 ; free physical = 1014 ; free virtual = 3720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.242 ; gain = 84.656 ; free physical = 1014 ; free virtual = 3720
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.srcs/constrs_1/imports/Programs/RGB_Matrix_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.898 ; gain = 0.000 ; free physical = 763 ; free virtual = 3469
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.898 ; gain = 0.000 ; free physical = 764 ; free virtual = 3469
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.898 ; gain = 0.000 ; free physical = 764 ; free virtual = 3469
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.898 ; gain = 0.000 ; free physical = 764 ; free virtual = 3469
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 840 ; free virtual = 3546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 840 ; free virtual = 3546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 842 ; free virtual = 3548
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "red_intensity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_intensity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue_intensity" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 833 ; free virtual = 3539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 1     
	   9 Input     40 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 1     
	   9 Input     40 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "red_intensity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_intensity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue_intensity" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port red[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port red[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port red[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port red[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port red[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port red[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port red[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port green[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port green[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port green[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port green[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port green[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port green[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port green[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port blue[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port blue[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port blue[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port blue[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port blue[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port blue[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port blue[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 822 ; free virtual = 3530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 695 ; free virtual = 3402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 693 ; free virtual = 3401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 693 ; free virtual = 3400
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 693 ; free virtual = 3400
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 693 ; free virtual = 3400
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 693 ; free virtual = 3400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 693 ; free virtual = 3400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 693 ; free virtual = 3400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 693 ; free virtual = 3400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |     1|
|7     |LUT5   |    25|
|8     |LUT6   |     4|
|9     |FDRE   |    29|
|10    |IBUF   |     1|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |   109|
|2     |  row0                |m_row           |    11|
|3     |    color_channel7    |m_color_channel |    11|
|4     |      pwm_generator_b |m_pwm_generator |    11|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.898 ; gain = 404.312 ; free physical = 693 ; free virtual = 3400
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1795.898 ; gain = 84.656 ; free physical = 749 ; free virtual = 3457
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.906 ; gain = 404.312 ; free physical = 749 ; free virtual = 3457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.906 ; gain = 0.000 ; free physical = 689 ; free virtual = 3397
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 35 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.906 ; gain = 404.414 ; free physical = 745 ; free virtual = 3453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.906 ; gain = 0.000 ; free physical = 745 ; free virtual = 3453
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/offersen/Programs/vivadoprojects/Labs/lab1/lab1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 20 13:58:01 2019...
