VIVS_GL_FLUSH_CACHE_TEXTUREVS	,	V_60
return_dwords	,	V_68
CMD_SEM	,	F_14
dev_info	,	F_20
VIVS_GL_SEMAPHORE_TOKEN_TO	,	F_16
len	,	V_37
dev	,	V_39
VIVS_GL_FLUSH_CACHE_DEPTH	,	V_29
chipFeatures_PIPE_3D	,	V_52
"link op: %p\n"	,	L_4
SYNC_RECIPIENT_FE	,	V_32
switch_context	,	V_74
index	,	V_9
VIV_FE_END_HEADER_OP_END	,	V_12
version	,	V_77
OUT	,	F_1
VIV_FE_LOAD_STATE_HEADER_OFFSET	,	F_6
VIVS_GL_SEMAPHORE_TOKEN	,	V_20
size	,	V_6
VIVS_GL_FLUSH_MMU	,	V_79
cmd	,	V_43
VIVS_GL_FLUSH_CACHE_PE2D	,	V_27
VIVS_MMUv2_CONFIGURATION_ADDRESS_MASK	,	V_86
"event: %d\n"	,	L_7
cmd_dwords	,	V_46
ETNAVIV_IOMMU_V1	,	V_78
"back: 0x%08x\n"	,	L_6
"virt %p phys 0x%08x free 0x%08x\n"	,	L_1
print_hex_dump	,	F_22
VIVS_TS_FLUSH_CACHE_FLUSH	,	V_64
DUMP_PREFIX_OFFSET	,	V_41
wl_offset	,	V_42
return_target	,	V_67
ETNA_PIPE_3D	,	V_28
VIV_FE_STALL_TOKEN_FROM	,	F_12
ALIGN	,	F_4
etnaviv_buffer_init	,	F_26
identity	,	V_50
arg	,	V_44
u16	,	T_2
need_flush	,	V_73
event	,	V_65
link_dwords	,	V_69
VIVS_GL_FLUSH_MMU_FLUSH_PEMMU	,	V_83
address	,	V_15
u8	,	T_3
pr_info	,	F_31
drm_debug	,	V_70
"addr: 0x%08x\n"	,	L_5
CMD_LINK	,	F_9
VIVS_MMUv2_CONFIGURATION_MODE_MASK	,	V_85
VIV_FE_LINK_HEADER_OP_LINK	,	V_16
off	,	V_36
VIV_FE_LOAD_STATE_HEADER_COUNT	,	F_5
"cmd "	,	L_2
buf	,	V_35
DRM_UT_DRIVER	,	V_71
etnaviv_buffer_dump	,	F_19
link_target	,	V_58
VIV_FE_LOAD_STATE_HEADER_OP_LOAD_STATE	,	V_11
to	,	V_18
mtlb_addr	,	V_48
VIVS_GL_PIPE_SELECT_PIPE	,	F_18
VIVS_TS_FLUSH_CACHE	,	V_63
data	,	V_3
CMD_LOAD_STATE	,	F_3
CMD_END	,	F_7
VIVS_GL_SEMAPHORE_TOKEN_FROM	,	F_15
VIVS_GL_FLUSH_CACHE_SHADER_L2	,	V_61
VIVS_GL_FLUSH_MMU_FLUSH_UNK1	,	V_81
lw	,	V_45
VIVS_GL_FLUSH_MMU_FLUSH_UNK2	,	V_82
VIVS_GL_FLUSH_MMU_FLUSH_UNK4	,	V_84
features	,	V_51
u32	,	T_1
reg	,	V_7
mb	,	F_24
etnaviv_cmdbuf	,	V_1
from	,	V_17
pipe	,	V_23
buffer	,	V_2
etnaviv_gpu	,	V_21
dwords	,	V_62
VIV_FE_LOAD_STATE_HEADER_OFFSET__SHR	,	V_10
VIV_FE_WAIT_HEADER_OP_WAIT	,	V_13
VIVS_GL_FLUSH_CACHE_TEXTURE	,	V_59
gpu	,	V_22
ETNA_PIPE_2D	,	V_26
etnaviv_buffer_reserve	,	F_25
etnaviv_buffer_end	,	F_28
VIVS_GL_PIPE_SELECT	,	V_34
etnaviv_cmd_select_pipe	,	F_17
VIVS_GL_FLUSH_CACHE_COLOR	,	V_30
etnaviv_iommu_get_cmdbuf_va	,	F_21
etnaviv_buffer_queue	,	F_29
CMD_STALL	,	F_11
VIVS_MMUv2_CONFIGURATION_FLUSH_FLUSH	,	V_87
chipFeatures_PIPE_2D	,	V_56
etnaviv_buffer_config_mmuv2	,	F_27
KERN_INFO	,	V_40
VIVS_GL_EVENT_EVENT_ID	,	F_30
BUG_ON	,	F_2
prefetch	,	V_14
"stream link to 0x%08x @ 0x%08x %p\n"	,	L_3
user_size	,	V_5
VIV_FE_STALL_TOKEN_TO	,	F_13
vaddr	,	V_4
SYNC_RECIPIENT_PE	,	V_33
flush	,	V_24
mmu	,	V_72
VIV_FE_STALL_HEADER_OP_STALL	,	V_19
VIV_FE_LINK_HEADER_PREFETCH	,	F_10
VIVS_GL_EVENT	,	V_88
value	,	V_8
VIVS_GL_EVENT_FROM_PE	,	V_89
VIVS_MMUv2_SAFE_ADDRESS	,	V_55
CMD_WAIT	,	F_8
VIVS_MMUv2_CONFIGURATION	,	V_53
VIVS_GL_FLUSH_MMU_FLUSH_FEMMU	,	V_80
extra_dwords	,	V_76
cmdbuf	,	V_66
VIVS_GL_FLUSH_CACHE	,	V_31
safe_addr	,	V_49
ptr	,	V_38
waitlink_offset	,	V_57
target	,	V_75
VIVS_MMUv2_CONFIGURATION_MODE_MODE4_K	,	V_54
u64	,	V_47
etnaviv_buffer_replace_wait	,	F_23
exec_state	,	V_25
