PROJECT = bitmapped_digits
TARGET_PART = xc6slx9-3tqg144

XILINX = /opt/Xilinx/14.7/ISE_DS/ISE/

TOPLEVEL = bitmapped_digits

VSOURCE = bitmapped_digits.v hvsync_generator/hvsync_generator.v
VHDSOURCE = clk_wiz_v3_6.vhd

CONSTRAINTS = BPM7003-Papilio-Pro-LogicStart-MegaWing-general.ucf
