ARM GAS  /tmp/cctDan5I.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_dma2d.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Library/stm32f4xx_dma2d.c"
  20              		.section	.text.DMA2D_DeInit,"ax",%progbits
  21              		.align	1
  22              		.global	DMA2D_DeInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	DMA2D_DeInit:
  28              	.LFB123:
   1:./Library/stm32f4xx_dma2d.c **** /**
   2:./Library/stm32f4xx_dma2d.c ****   ******************************************************************************
   3:./Library/stm32f4xx_dma2d.c ****   * @file    stm32f4xx_dma2d.c
   4:./Library/stm32f4xx_dma2d.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_dma2d.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_dma2d.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_dma2d.c ****   * @brief   This file provides firmware functions to manage the following 
   8:./Library/stm32f4xx_dma2d.c ****   *          functionalities of the DMA2D controller (DMA2D) peripheral:
   9:./Library/stm32f4xx_dma2d.c ****   *           + Initialization and configuration
  10:./Library/stm32f4xx_dma2d.c ****   *           + Interrupts and flags management
  11:./Library/stm32f4xx_dma2d.c ****   *           
  12:./Library/stm32f4xx_dma2d.c ****   @verbatim  
  13:./Library/stm32f4xx_dma2d.c ****  ===============================================================================
  14:./Library/stm32f4xx_dma2d.c ****                       ##### How to use this driver #####
  15:./Library/stm32f4xx_dma2d.c ****  ===============================================================================
  16:./Library/stm32f4xx_dma2d.c ****     [..]
  17:./Library/stm32f4xx_dma2d.c ****         (#) Enable DMA2D clock using 
  18:./Library/stm32f4xx_dma2d.c ****             RCC_APB2PeriphResetCmd(RCC_APB2Periph_DMA2D, ENABLE) function.
  19:./Library/stm32f4xx_dma2d.c ****             
  20:./Library/stm32f4xx_dma2d.c ****         (#) Configures DMA2D
  21:./Library/stm32f4xx_dma2d.c ****           (++) transfer mode 
  22:./Library/stm32f4xx_dma2d.c ****           (++) pixel format, line_number, pixel_per_line
  23:./Library/stm32f4xx_dma2d.c ****           (++) output memory address
  24:./Library/stm32f4xx_dma2d.c ****           (++) alpha value
  25:./Library/stm32f4xx_dma2d.c ****           (++) output offset
  26:./Library/stm32f4xx_dma2d.c ****           (++) Default color (RGB)
  27:./Library/stm32f4xx_dma2d.c ****            
  28:./Library/stm32f4xx_dma2d.c ****         (#) Configures Foreground or/and background
  29:./Library/stm32f4xx_dma2d.c ****           (++) memory address
  30:./Library/stm32f4xx_dma2d.c ****           (++) alpha value
ARM GAS  /tmp/cctDan5I.s 			page 2


  31:./Library/stm32f4xx_dma2d.c ****           (++) offset and default color
  32:./Library/stm32f4xx_dma2d.c ****   
  33:./Library/stm32f4xx_dma2d.c ****         (#) Call the DMA2D_Start() to enable the DMA2D controller.
  34:./Library/stm32f4xx_dma2d.c ****         
  35:./Library/stm32f4xx_dma2d.c ****     @endverbatim
  36:./Library/stm32f4xx_dma2d.c ****   
  37:./Library/stm32f4xx_dma2d.c ****   ******************************************************************************
  38:./Library/stm32f4xx_dma2d.c ****   * @attention
  39:./Library/stm32f4xx_dma2d.c ****   *
  40:./Library/stm32f4xx_dma2d.c ****   * Copyright (c) 2016 STMicroelectronics.
  41:./Library/stm32f4xx_dma2d.c ****   * All rights reserved.
  42:./Library/stm32f4xx_dma2d.c ****   *
  43:./Library/stm32f4xx_dma2d.c ****   * This software is licensed under terms that can be found in the LICENSE file
  44:./Library/stm32f4xx_dma2d.c ****   * in the root directory of this software component.
  45:./Library/stm32f4xx_dma2d.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  46:./Library/stm32f4xx_dma2d.c ****   *
  47:./Library/stm32f4xx_dma2d.c ****   ******************************************************************************
  48:./Library/stm32f4xx_dma2d.c ****   */
  49:./Library/stm32f4xx_dma2d.c **** 
  50:./Library/stm32f4xx_dma2d.c **** /* Includes ------------------------------------------------------------------*/
  51:./Library/stm32f4xx_dma2d.c **** #include "stm32f4xx_dma2d.h"
  52:./Library/stm32f4xx_dma2d.c **** #include "stm32f4xx_rcc.h"
  53:./Library/stm32f4xx_dma2d.c **** 
  54:./Library/stm32f4xx_dma2d.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  55:./Library/stm32f4xx_dma2d.c ****   * @{
  56:./Library/stm32f4xx_dma2d.c ****   */
  57:./Library/stm32f4xx_dma2d.c **** 
  58:./Library/stm32f4xx_dma2d.c **** /** @defgroup DMA2D 
  59:./Library/stm32f4xx_dma2d.c ****   * @brief DMA2D driver modules
  60:./Library/stm32f4xx_dma2d.c ****   * @{
  61:./Library/stm32f4xx_dma2d.c ****   */
  62:./Library/stm32f4xx_dma2d.c **** 
  63:./Library/stm32f4xx_dma2d.c **** /* Private typedef -----------------------------------------------------------*/
  64:./Library/stm32f4xx_dma2d.c **** /* Private define ------------------------------------------------------------*/
  65:./Library/stm32f4xx_dma2d.c **** /* Private macro -------------------------------------------------------------*/
  66:./Library/stm32f4xx_dma2d.c **** /* Private variables ---------------------------------------------------------*/
  67:./Library/stm32f4xx_dma2d.c **** /* Private function prototypes -----------------------------------------------*/
  68:./Library/stm32f4xx_dma2d.c **** /* Private functions ---------------------------------------------------------*/
  69:./Library/stm32f4xx_dma2d.c **** 
  70:./Library/stm32f4xx_dma2d.c **** #define CR_MASK                     ((uint32_t)0xFFFCE0FC)  /* DMA2D CR Mask */
  71:./Library/stm32f4xx_dma2d.c **** #define PFCCR_MASK                  ((uint32_t)0x00FC00C0)  /* DMA2D FGPFCCR Mask */
  72:./Library/stm32f4xx_dma2d.c **** #define DEAD_MASK                   ((uint32_t)0xFFFF00FE)  /* DMA2D DEAD Mask */
  73:./Library/stm32f4xx_dma2d.c **** 
  74:./Library/stm32f4xx_dma2d.c **** /** @defgroup DMA2D_Private_Functions
  75:./Library/stm32f4xx_dma2d.c ****   * @{
  76:./Library/stm32f4xx_dma2d.c ****   */
  77:./Library/stm32f4xx_dma2d.c **** 
  78:./Library/stm32f4xx_dma2d.c **** /** @defgroup DMA2D_Group1 Initialization and Configuration functions
  79:./Library/stm32f4xx_dma2d.c ****  *  @brief   Initialization and Configuration functions 
  80:./Library/stm32f4xx_dma2d.c ****  *
  81:./Library/stm32f4xx_dma2d.c **** @verbatim
  82:./Library/stm32f4xx_dma2d.c ****  ===============================================================================
  83:./Library/stm32f4xx_dma2d.c ****             ##### Initialization and Configuration functions #####
  84:./Library/stm32f4xx_dma2d.c ****  ===============================================================================
  85:./Library/stm32f4xx_dma2d.c ****     [..]  This section provides functions allowing to:
  86:./Library/stm32f4xx_dma2d.c ****       (+) Initialize and configure the DMA2D
  87:./Library/stm32f4xx_dma2d.c ****       (+) Start/Abort/Suspend Transfer
ARM GAS  /tmp/cctDan5I.s 			page 3


  88:./Library/stm32f4xx_dma2d.c ****       (+) Initialize, configure and set Foreground and background
  89:./Library/stm32f4xx_dma2d.c ****       (+) configure and enable DeadTime
  90:./Library/stm32f4xx_dma2d.c ****       (+) configure lineWatermark
  91:./Library/stm32f4xx_dma2d.c ****     
  92:./Library/stm32f4xx_dma2d.c ****     
  93:./Library/stm32f4xx_dma2d.c **** @endverbatim
  94:./Library/stm32f4xx_dma2d.c ****   * @{
  95:./Library/stm32f4xx_dma2d.c ****   */
  96:./Library/stm32f4xx_dma2d.c **** 
  97:./Library/stm32f4xx_dma2d.c **** /**
  98:./Library/stm32f4xx_dma2d.c ****   * @brief  Deinitializes the DMA2D peripheral registers to their default reset
  99:./Library/stm32f4xx_dma2d.c ****   *         values.
 100:./Library/stm32f4xx_dma2d.c ****   * @param  None
 101:./Library/stm32f4xx_dma2d.c ****   * @retval None
 102:./Library/stm32f4xx_dma2d.c ****   */
 103:./Library/stm32f4xx_dma2d.c **** 
 104:./Library/stm32f4xx_dma2d.c **** void DMA2D_DeInit(void)
 105:./Library/stm32f4xx_dma2d.c **** {
  29              		.loc 1 105 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 106:./Library/stm32f4xx_dma2d.c ****   /* Enable DMA2D reset state */
 107:./Library/stm32f4xx_dma2d.c ****   RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2D, ENABLE);
  38              		.loc 1 107 3 view .LVU1
  39 0002 0121     		movs	r1, #1
  40 0004 4FF40000 		mov	r0, #8388608
  41 0008 FFF7FEFF 		bl	RCC_AHB1PeriphResetCmd
  42              	.LVL0:
 108:./Library/stm32f4xx_dma2d.c ****   /* Release DMA2D from reset state */
 109:./Library/stm32f4xx_dma2d.c ****   RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2D, DISABLE);
  43              		.loc 1 109 3 view .LVU2
  44 000c 0021     		movs	r1, #0
  45 000e 4FF40000 		mov	r0, #8388608
  46 0012 FFF7FEFF 		bl	RCC_AHB1PeriphResetCmd
  47              	.LVL1:
 110:./Library/stm32f4xx_dma2d.c **** }
  48              		.loc 1 110 1 is_stmt 0 view .LVU3
  49 0016 08BD     		pop	{r3, pc}
  50              		.cfi_endproc
  51              	.LFE123:
  53              		.section	.text.DMA2D_Init,"ax",%progbits
  54              		.align	1
  55              		.global	DMA2D_Init
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	DMA2D_Init:
  61              	.LVL2:
  62              	.LFB124:
 111:./Library/stm32f4xx_dma2d.c **** 
 112:./Library/stm32f4xx_dma2d.c **** 
ARM GAS  /tmp/cctDan5I.s 			page 4


 113:./Library/stm32f4xx_dma2d.c **** /**
 114:./Library/stm32f4xx_dma2d.c ****   * @brief  Initializes the DMA2D peripheral according to the specified parameters
 115:./Library/stm32f4xx_dma2d.c ****   *         in the DMA2D_InitStruct.
 116:./Library/stm32f4xx_dma2d.c ****   * @note   This function can be used only when the DMA2D is disabled.
 117:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_InitStruct: pointer to a DMA2D_InitTypeDef structure that contains
 118:./Library/stm32f4xx_dma2d.c ****   *         the configuration information for the specified DMA2D peripheral.
 119:./Library/stm32f4xx_dma2d.c ****   * @retval None
 120:./Library/stm32f4xx_dma2d.c ****   */
 121:./Library/stm32f4xx_dma2d.c **** void DMA2D_Init(DMA2D_InitTypeDef* DMA2D_InitStruct)
 122:./Library/stm32f4xx_dma2d.c **** {
  63              		.loc 1 122 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  68              		.loc 1 122 1 is_stmt 0 view .LVU5
  69 0000 10B4     		push	{r4}
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 4, -4
 123:./Library/stm32f4xx_dma2d.c **** 
 124:./Library/stm32f4xx_dma2d.c ****   uint32_t outgreen = 0;
  73              		.loc 1 124 3 is_stmt 1 view .LVU6
  74              	.LVL3:
 125:./Library/stm32f4xx_dma2d.c ****   uint32_t outred   = 0;
  75              		.loc 1 125 3 view .LVU7
 126:./Library/stm32f4xx_dma2d.c ****   uint32_t outalpha = 0;
  76              		.loc 1 126 3 view .LVU8
 127:./Library/stm32f4xx_dma2d.c ****   uint32_t pixline  = 0;
  77              		.loc 1 127 3 view .LVU9
 128:./Library/stm32f4xx_dma2d.c **** 
 129:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 130:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_MODE(DMA2D_InitStruct->DMA2D_Mode));
  78              		.loc 1 130 3 view .LVU10
 131:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_CMODE(DMA2D_InitStruct->DMA2D_CMode));
  79              		.loc 1 131 3 view .LVU11
 132:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OGREEN(DMA2D_InitStruct->DMA2D_OutputGreen));
  80              		.loc 1 132 3 view .LVU12
 133:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_ORED(DMA2D_InitStruct->DMA2D_OutputRed));
  81              		.loc 1 133 3 view .LVU13
 134:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OBLUE(DMA2D_InitStruct->DMA2D_OutputBlue));
  82              		.loc 1 134 3 view .LVU14
 135:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OALPHA(DMA2D_InitStruct->DMA2D_OutputAlpha));
  83              		.loc 1 135 3 view .LVU15
 136:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OUTPUT_OFFSET(DMA2D_InitStruct->DMA2D_OutputOffset));
  84              		.loc 1 136 3 view .LVU16
 137:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_LINE(DMA2D_InitStruct->DMA2D_NumberOfLine));
  85              		.loc 1 137 3 view .LVU17
 138:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_PIXEL(DMA2D_InitStruct->DMA2D_PixelPerLine));
  86              		.loc 1 138 3 view .LVU18
 139:./Library/stm32f4xx_dma2d.c **** 
 140:./Library/stm32f4xx_dma2d.c ****   /* Configures the DMA2D operation mode */
 141:./Library/stm32f4xx_dma2d.c ****   DMA2D->CR &= (uint32_t)CR_MASK;
  87              		.loc 1 141 3 view .LVU19
  88              		.loc 1 141 8 is_stmt 0 view .LVU20
  89 0002 2D4B     		ldr	r3, .L13
  90 0004 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/cctDan5I.s 			page 5


  91              		.loc 1 141 13 view .LVU21
  92 0006 22F00312 		bic	r2, r2, #196611
  93 000a 22F4F852 		bic	r2, r2, #7936
  94 000e 1A60     		str	r2, [r3]
 142:./Library/stm32f4xx_dma2d.c ****   DMA2D->CR |= (DMA2D_InitStruct->DMA2D_Mode);
  95              		.loc 1 142 3 is_stmt 1 view .LVU22
  96              		.loc 1 142 8 is_stmt 0 view .LVU23
  97 0010 1A68     		ldr	r2, [r3]
  98              		.loc 1 142 33 view .LVU24
  99 0012 0168     		ldr	r1, [r0]
 100              		.loc 1 142 13 view .LVU25
 101 0014 0A43     		orrs	r2, r2, r1
 102 0016 1A60     		str	r2, [r3]
 143:./Library/stm32f4xx_dma2d.c **** 
 144:./Library/stm32f4xx_dma2d.c ****   /* Configures the color mode of the output image */
 145:./Library/stm32f4xx_dma2d.c ****   DMA2D->OPFCCR &= ~(uint32_t)DMA2D_OPFCCR_CM;
 103              		.loc 1 145 3 is_stmt 1 view .LVU26
 104              		.loc 1 145 8 is_stmt 0 view .LVU27
 105 0018 5A6B     		ldr	r2, [r3, #52]
 106              		.loc 1 145 17 view .LVU28
 107 001a 22F00702 		bic	r2, r2, #7
 108 001e 5A63     		str	r2, [r3, #52]
 146:./Library/stm32f4xx_dma2d.c ****   DMA2D->OPFCCR |= (DMA2D_InitStruct->DMA2D_CMode);
 109              		.loc 1 146 3 is_stmt 1 view .LVU29
 110              		.loc 1 146 8 is_stmt 0 view .LVU30
 111 0020 5A6B     		ldr	r2, [r3, #52]
 112              		.loc 1 146 37 view .LVU31
 113 0022 4168     		ldr	r1, [r0, #4]
 114              		.loc 1 146 17 view .LVU32
 115 0024 0A43     		orrs	r2, r2, r1
 116 0026 5A63     		str	r2, [r3, #52]
 147:./Library/stm32f4xx_dma2d.c **** 
 148:./Library/stm32f4xx_dma2d.c ****   /* Configures the output color */
 149:./Library/stm32f4xx_dma2d.c **** 
 150:./Library/stm32f4xx_dma2d.c ****   if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_ARGB8888)
 117              		.loc 1 150 3 is_stmt 1 view .LVU33
 118              		.loc 1 150 23 is_stmt 0 view .LVU34
 119 0028 4368     		ldr	r3, [r0, #4]
 120              		.loc 1 150 6 view .LVU35
 121 002a 2BBB     		cbnz	r3, .L4
 151:./Library/stm32f4xx_dma2d.c ****   {
 152:./Library/stm32f4xx_dma2d.c ****     outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 8;
 122              		.loc 1 152 5 is_stmt 1 view .LVU36
 123              		.loc 1 152 32 is_stmt 0 view .LVU37
 124 002c C268     		ldr	r2, [r0, #12]
 125              		.loc 1 152 14 view .LVU38
 126 002e 1202     		lsls	r2, r2, #8
 127              	.LVL4:
 153:./Library/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 128              		.loc 1 153 5 is_stmt 1 view .LVU39
 129              		.loc 1 153 30 is_stmt 0 view .LVU40
 130 0030 0369     		ldr	r3, [r0, #16]
 131              		.loc 1 153 12 view .LVU41
 132 0032 1B04     		lsls	r3, r3, #16
 133              	.LVL5:
 154:./Library/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 24;
 134              		.loc 1 154 5 is_stmt 1 view .LVU42
ARM GAS  /tmp/cctDan5I.s 			page 6


 135              		.loc 1 154 32 is_stmt 0 view .LVU43
 136 0034 4169     		ldr	r1, [r0, #20]
 137              		.loc 1 154 14 view .LVU44
 138 0036 0906     		lsls	r1, r1, #24
 139              	.LVL6:
 140              	.L5:
 155:./Library/stm32f4xx_dma2d.c ****   }
 156:./Library/stm32f4xx_dma2d.c ****   else
 157:./Library/stm32f4xx_dma2d.c ****   
 158:./Library/stm32f4xx_dma2d.c ****     if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_RGB888)
 159:./Library/stm32f4xx_dma2d.c ****     {
 160:./Library/stm32f4xx_dma2d.c ****       outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 8;
 161:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 162:./Library/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 163:./Library/stm32f4xx_dma2d.c ****     }
 164:./Library/stm32f4xx_dma2d.c ****      
 165:./Library/stm32f4xx_dma2d.c ****   else
 166:./Library/stm32f4xx_dma2d.c **** 
 167:./Library/stm32f4xx_dma2d.c ****     if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_RGB565)
 168:./Library/stm32f4xx_dma2d.c ****     {
 169:./Library/stm32f4xx_dma2d.c ****       outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 5;
 170:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 171:./Library/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 172:./Library/stm32f4xx_dma2d.c ****     }
 173:./Library/stm32f4xx_dma2d.c **** 
 174:./Library/stm32f4xx_dma2d.c ****   else
 175:./Library/stm32f4xx_dma2d.c **** 
 176:./Library/stm32f4xx_dma2d.c ****     if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_ARGB1555)
 177:./Library/stm32f4xx_dma2d.c ****     {  
 178:./Library/stm32f4xx_dma2d.c ****       outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 5;
 179:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 180:./Library/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 181:./Library/stm32f4xx_dma2d.c ****     }
 182:./Library/stm32f4xx_dma2d.c **** 
 183:./Library/stm32f4xx_dma2d.c ****   else /* DMA2D_CMode = DMA2D_ARGB4444 */
 184:./Library/stm32f4xx_dma2d.c ****   {
 185:./Library/stm32f4xx_dma2d.c ****     outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 4;
 186:./Library/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 187:./Library/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 188:./Library/stm32f4xx_dma2d.c ****   }  
 189:./Library/stm32f4xx_dma2d.c ****   DMA2D->OCOLR = ((outgreen) | (outred) | (DMA2D_InitStruct->DMA2D_OutputBlue) | (outalpha));
 141              		.loc 1 189 3 is_stmt 1 view .LVU45
 142              		.loc 1 189 30 is_stmt 0 view .LVU46
 143 0038 1A43     		orrs	r2, r2, r3
 144              	.LVL7:
 145              		.loc 1 189 60 view .LVU47
 146 003a 8368     		ldr	r3, [r0, #8]
 147              	.LVL8:
 148              		.loc 1 189 41 view .LVU48
 149 003c 1A43     		orrs	r2, r2, r3
 150              		.loc 1 189 80 view .LVU49
 151 003e 0A43     		orrs	r2, r2, r1
 152              		.loc 1 189 16 view .LVU50
 153 0040 1D4B     		ldr	r3, .L13
 154 0042 9A63     		str	r2, [r3, #56]
 190:./Library/stm32f4xx_dma2d.c **** 
 191:./Library/stm32f4xx_dma2d.c ****   /* Configures the output memory address */
ARM GAS  /tmp/cctDan5I.s 			page 7


 192:./Library/stm32f4xx_dma2d.c ****   DMA2D->OMAR = (DMA2D_InitStruct->DMA2D_OutputMemoryAdd);
 155              		.loc 1 192 3 is_stmt 1 view .LVU51
 156              		.loc 1 192 34 is_stmt 0 view .LVU52
 157 0044 8269     		ldr	r2, [r0, #24]
 158              		.loc 1 192 15 view .LVU53
 159 0046 DA63     		str	r2, [r3, #60]
 193:./Library/stm32f4xx_dma2d.c **** 
 194:./Library/stm32f4xx_dma2d.c ****   /* Configure  the line Offset */
 195:./Library/stm32f4xx_dma2d.c ****   DMA2D->OOR &= ~(uint32_t)DMA2D_OOR_LO;
 160              		.loc 1 195 3 is_stmt 1 view .LVU54
 161              		.loc 1 195 8 is_stmt 0 view .LVU55
 162 0048 1A6C     		ldr	r2, [r3, #64]
 163              		.loc 1 195 14 view .LVU56
 164 004a 22F47F52 		bic	r2, r2, #16320
 165 004e 22F03F02 		bic	r2, r2, #63
 166 0052 1A64     		str	r2, [r3, #64]
 196:./Library/stm32f4xx_dma2d.c ****   DMA2D->OOR |= (DMA2D_InitStruct->DMA2D_OutputOffset);
 167              		.loc 1 196 3 is_stmt 1 view .LVU57
 168              		.loc 1 196 8 is_stmt 0 view .LVU58
 169 0054 1A6C     		ldr	r2, [r3, #64]
 170              		.loc 1 196 34 view .LVU59
 171 0056 C169     		ldr	r1, [r0, #28]
 172              	.LVL9:
 173              		.loc 1 196 14 view .LVU60
 174 0058 0A43     		orrs	r2, r2, r1
 175 005a 1A64     		str	r2, [r3, #64]
 197:./Library/stm32f4xx_dma2d.c **** 
 198:./Library/stm32f4xx_dma2d.c ****   /* Configure the number of line and pixel per line */
 199:./Library/stm32f4xx_dma2d.c ****   pixline = DMA2D_InitStruct->DMA2D_PixelPerLine << 16; 
 176              		.loc 1 199 3 is_stmt 1 view .LVU61
 177              		.loc 1 199 29 is_stmt 0 view .LVU62
 178 005c 446A     		ldr	r4, [r0, #36]
 179              	.LVL10:
 200:./Library/stm32f4xx_dma2d.c ****   DMA2D->NLR &= ~(DMA2D_NLR_NL | DMA2D_NLR_PL);
 180              		.loc 1 200 3 is_stmt 1 view .LVU63
 181              		.loc 1 200 8 is_stmt 0 view .LVU64
 182 005e 5A6C     		ldr	r2, [r3, #68]
 183              		.loc 1 200 14 view .LVU65
 184 0060 02F04042 		and	r2, r2, #-1073741824
 185 0064 5A64     		str	r2, [r3, #68]
 201:./Library/stm32f4xx_dma2d.c ****   DMA2D->NLR |= ((DMA2D_InitStruct->DMA2D_NumberOfLine) | (pixline));
 186              		.loc 1 201 3 is_stmt 1 view .LVU66
 187              		.loc 1 201 8 is_stmt 0 view .LVU67
 188 0066 5A6C     		ldr	r2, [r3, #68]
 189              		.loc 1 201 35 view .LVU68
 190 0068 016A     		ldr	r1, [r0, #32]
 191              		.loc 1 201 57 view .LVU69
 192 006a 41EA0441 		orr	r1, r1, r4, lsl #16
 193              		.loc 1 201 14 view .LVU70
 194 006e 0A43     		orrs	r2, r2, r1
 195 0070 5A64     		str	r2, [r3, #68]
 202:./Library/stm32f4xx_dma2d.c **** 
 203:./Library/stm32f4xx_dma2d.c **** /**
 204:./Library/stm32f4xx_dma2d.c ****   * @brief  Fills each DMA2D_InitStruct member with its default value.
 205:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_InitStruct: pointer to a DMA2D_InitTypeDef structure which will
 206:./Library/stm32f4xx_dma2d.c ****   *         be initialized.
 207:./Library/stm32f4xx_dma2d.c ****   * @retval None
ARM GAS  /tmp/cctDan5I.s 			page 8


 208:./Library/stm32f4xx_dma2d.c ****   */
 209:./Library/stm32f4xx_dma2d.c **** }
 196              		.loc 1 209 1 view .LVU71
 197 0072 5DF8044B 		ldr	r4, [sp], #4
 198              	.LCFI2:
 199              		.cfi_remember_state
 200              		.cfi_restore 4
 201              		.cfi_def_cfa_offset 0
 202              	.LVL11:
 203              		.loc 1 209 1 view .LVU72
 204 0076 7047     		bx	lr
 205              	.LVL12:
 206              	.L4:
 207              	.LCFI3:
 208              		.cfi_restore_state
 158:./Library/stm32f4xx_dma2d.c ****     {
 209              		.loc 1 158 5 is_stmt 1 view .LVU73
 158:./Library/stm32f4xx_dma2d.c ****     {
 210              		.loc 1 158 8 is_stmt 0 view .LVU74
 211 0078 012B     		cmp	r3, #1
 212 007a 0AD0     		beq	.L10
 167:./Library/stm32f4xx_dma2d.c ****     {
 213              		.loc 1 167 5 is_stmt 1 view .LVU75
 167:./Library/stm32f4xx_dma2d.c ****     {
 214              		.loc 1 167 8 is_stmt 0 view .LVU76
 215 007c 022B     		cmp	r3, #2
 216 007e 0ED0     		beq	.L11
 176:./Library/stm32f4xx_dma2d.c ****     {  
 217              		.loc 1 176 5 is_stmt 1 view .LVU77
 176:./Library/stm32f4xx_dma2d.c ****     {  
 218              		.loc 1 176 8 is_stmt 0 view .LVU78
 219 0080 032B     		cmp	r3, #3
 220 0082 12D0     		beq	.L12
 185:./Library/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 221              		.loc 1 185 5 is_stmt 1 view .LVU79
 185:./Library/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 222              		.loc 1 185 32 is_stmt 0 view .LVU80
 223 0084 C268     		ldr	r2, [r0, #12]
 185:./Library/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 224              		.loc 1 185 14 view .LVU81
 225 0086 1201     		lsls	r2, r2, #4
 226              	.LVL13:
 186:./Library/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 227              		.loc 1 186 5 is_stmt 1 view .LVU82
 186:./Library/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 228              		.loc 1 186 30 is_stmt 0 view .LVU83
 229 0088 0369     		ldr	r3, [r0, #16]
 186:./Library/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 230              		.loc 1 186 12 view .LVU84
 231 008a 1B02     		lsls	r3, r3, #8
 232              	.LVL14:
 187:./Library/stm32f4xx_dma2d.c ****   }  
 233              		.loc 1 187 5 is_stmt 1 view .LVU85
 187:./Library/stm32f4xx_dma2d.c ****   }  
 234              		.loc 1 187 32 is_stmt 0 view .LVU86
 235 008c 4169     		ldr	r1, [r0, #20]
 187:./Library/stm32f4xx_dma2d.c ****   }  
ARM GAS  /tmp/cctDan5I.s 			page 9


 236              		.loc 1 187 14 view .LVU87
 237 008e 0903     		lsls	r1, r1, #12
 238              	.LVL15:
 187:./Library/stm32f4xx_dma2d.c ****   }  
 239              		.loc 1 187 14 view .LVU88
 240 0090 D2E7     		b	.L5
 241              	.LVL16:
 242              	.L10:
 160:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 243              		.loc 1 160 7 is_stmt 1 view .LVU89
 160:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 244              		.loc 1 160 34 is_stmt 0 view .LVU90
 245 0092 C268     		ldr	r2, [r0, #12]
 160:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 246              		.loc 1 160 16 view .LVU91
 247 0094 1202     		lsls	r2, r2, #8
 248              	.LVL17:
 161:./Library/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 249              		.loc 1 161 7 is_stmt 1 view .LVU92
 161:./Library/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 250              		.loc 1 161 32 is_stmt 0 view .LVU93
 251 0096 0369     		ldr	r3, [r0, #16]
 161:./Library/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 252              		.loc 1 161 14 view .LVU94
 253 0098 1B04     		lsls	r3, r3, #16
 254              	.LVL18:
 162:./Library/stm32f4xx_dma2d.c ****     }
 255              		.loc 1 162 7 is_stmt 1 view .LVU95
 162:./Library/stm32f4xx_dma2d.c ****     }
 256              		.loc 1 162 16 is_stmt 0 view .LVU96
 257 009a 0021     		movs	r1, #0
 258 009c CCE7     		b	.L5
 259              	.LVL19:
 260              	.L11:
 169:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 261              		.loc 1 169 7 is_stmt 1 view .LVU97
 169:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 262              		.loc 1 169 34 is_stmt 0 view .LVU98
 263 009e C268     		ldr	r2, [r0, #12]
 169:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 264              		.loc 1 169 16 view .LVU99
 265 00a0 5201     		lsls	r2, r2, #5
 266              	.LVL20:
 170:./Library/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 267              		.loc 1 170 7 is_stmt 1 view .LVU100
 170:./Library/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 268              		.loc 1 170 32 is_stmt 0 view .LVU101
 269 00a2 0369     		ldr	r3, [r0, #16]
 170:./Library/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 270              		.loc 1 170 14 view .LVU102
 271 00a4 DB02     		lsls	r3, r3, #11
 272              	.LVL21:
 171:./Library/stm32f4xx_dma2d.c ****     }
 273              		.loc 1 171 7 is_stmt 1 view .LVU103
 171:./Library/stm32f4xx_dma2d.c ****     }
 274              		.loc 1 171 16 is_stmt 0 view .LVU104
 275 00a6 0021     		movs	r1, #0
ARM GAS  /tmp/cctDan5I.s 			page 10


 276 00a8 C6E7     		b	.L5
 277              	.LVL22:
 278              	.L12:
 178:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 279              		.loc 1 178 7 is_stmt 1 view .LVU105
 178:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 280              		.loc 1 178 34 is_stmt 0 view .LVU106
 281 00aa C268     		ldr	r2, [r0, #12]
 178:./Library/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 282              		.loc 1 178 16 view .LVU107
 283 00ac 5201     		lsls	r2, r2, #5
 284              	.LVL23:
 179:./Library/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 285              		.loc 1 179 7 is_stmt 1 view .LVU108
 179:./Library/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 286              		.loc 1 179 32 is_stmt 0 view .LVU109
 287 00ae 0369     		ldr	r3, [r0, #16]
 179:./Library/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 288              		.loc 1 179 14 view .LVU110
 289 00b0 9B02     		lsls	r3, r3, #10
 290              	.LVL24:
 180:./Library/stm32f4xx_dma2d.c ****     }
 291              		.loc 1 180 7 is_stmt 1 view .LVU111
 180:./Library/stm32f4xx_dma2d.c ****     }
 292              		.loc 1 180 34 is_stmt 0 view .LVU112
 293 00b2 4169     		ldr	r1, [r0, #20]
 180:./Library/stm32f4xx_dma2d.c ****     }
 294              		.loc 1 180 16 view .LVU113
 295 00b4 C903     		lsls	r1, r1, #15
 296              	.LVL25:
 180:./Library/stm32f4xx_dma2d.c ****     }
 297              		.loc 1 180 16 view .LVU114
 298 00b6 BFE7     		b	.L5
 299              	.L14:
 300              		.align	2
 301              	.L13:
 302 00b8 00B00240 		.word	1073917952
 303              		.cfi_endproc
 304              	.LFE124:
 306              		.section	.text.DMA2D_StructInit,"ax",%progbits
 307              		.align	1
 308              		.global	DMA2D_StructInit
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 313              	DMA2D_StructInit:
 314              	.LVL26:
 315              	.LFB125:
 210:./Library/stm32f4xx_dma2d.c **** void DMA2D_StructInit(DMA2D_InitTypeDef* DMA2D_InitStruct)
 211:./Library/stm32f4xx_dma2d.c **** {
 316              		.loc 1 211 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		@ link register save eliminated.
 212:./Library/stm32f4xx_dma2d.c ****   /* Initialize the transfer mode member */
 213:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_Mode = DMA2D_M2M;
ARM GAS  /tmp/cctDan5I.s 			page 11


 321              		.loc 1 213 3 view .LVU116
 322              		.loc 1 213 32 is_stmt 0 view .LVU117
 323 0000 0023     		movs	r3, #0
 324 0002 0360     		str	r3, [r0]
 214:./Library/stm32f4xx_dma2d.c **** 
 215:./Library/stm32f4xx_dma2d.c ****   /* Initialize the output color mode members */
 216:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_CMode = DMA2D_ARGB8888;
 325              		.loc 1 216 3 is_stmt 1 view .LVU118
 326              		.loc 1 216 33 is_stmt 0 view .LVU119
 327 0004 4360     		str	r3, [r0, #4]
 217:./Library/stm32f4xx_dma2d.c **** 
 218:./Library/stm32f4xx_dma2d.c ****   /* Initialize the alpha and RGB values */
 219:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputGreen = 0x00;
 328              		.loc 1 219 3 is_stmt 1 view .LVU120
 329              		.loc 1 219 39 is_stmt 0 view .LVU121
 330 0006 C360     		str	r3, [r0, #12]
 220:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputBlue = 0x00;
 331              		.loc 1 220 3 is_stmt 1 view .LVU122
 332              		.loc 1 220 38 is_stmt 0 view .LVU123
 333 0008 8360     		str	r3, [r0, #8]
 221:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputRed = 0x00;
 334              		.loc 1 221 3 is_stmt 1 view .LVU124
 335              		.loc 1 221 37 is_stmt 0 view .LVU125
 336 000a 0361     		str	r3, [r0, #16]
 222:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputAlpha = 0x00;
 337              		.loc 1 222 3 is_stmt 1 view .LVU126
 338              		.loc 1 222 39 is_stmt 0 view .LVU127
 339 000c 4361     		str	r3, [r0, #20]
 223:./Library/stm32f4xx_dma2d.c **** 
 224:./Library/stm32f4xx_dma2d.c ****   /* Initialize the output memory address */
 225:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputMemoryAdd = 0x00;
 340              		.loc 1 225 3 is_stmt 1 view .LVU128
 341              		.loc 1 225 43 is_stmt 0 view .LVU129
 342 000e 8361     		str	r3, [r0, #24]
 226:./Library/stm32f4xx_dma2d.c **** 
 227:./Library/stm32f4xx_dma2d.c ****   /* Initialize the output offset */
 228:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputOffset = 0x00;
 343              		.loc 1 228 3 is_stmt 1 view .LVU130
 344              		.loc 1 228 40 is_stmt 0 view .LVU131
 345 0010 C361     		str	r3, [r0, #28]
 229:./Library/stm32f4xx_dma2d.c **** 
 230:./Library/stm32f4xx_dma2d.c ****   /* Initialize the number of line and the number of pixel per line */
 231:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_NumberOfLine = 0x00;
 346              		.loc 1 231 3 is_stmt 1 view .LVU132
 347              		.loc 1 231 40 is_stmt 0 view .LVU133
 348 0012 0362     		str	r3, [r0, #32]
 232:./Library/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_PixelPerLine = 0x00;
 349              		.loc 1 232 3 is_stmt 1 view .LVU134
 350              		.loc 1 232 40 is_stmt 0 view .LVU135
 351 0014 4362     		str	r3, [r0, #36]
 233:./Library/stm32f4xx_dma2d.c **** }
 352              		.loc 1 233 1 view .LVU136
 353 0016 7047     		bx	lr
 354              		.cfi_endproc
 355              	.LFE125:
 357              		.section	.text.DMA2D_StartTransfer,"ax",%progbits
 358              		.align	1
ARM GAS  /tmp/cctDan5I.s 			page 12


 359              		.global	DMA2D_StartTransfer
 360              		.syntax unified
 361              		.thumb
 362              		.thumb_func
 364              	DMA2D_StartTransfer:
 365              	.LFB126:
 234:./Library/stm32f4xx_dma2d.c **** 
 235:./Library/stm32f4xx_dma2d.c **** /**
 236:./Library/stm32f4xx_dma2d.c ****   * @brief  Start the DMA2D transfer.
 237:./Library/stm32f4xx_dma2d.c ****   * @param 
 238:./Library/stm32f4xx_dma2d.c ****   * @retval None
 239:./Library/stm32f4xx_dma2d.c ****   */
 240:./Library/stm32f4xx_dma2d.c **** 
 241:./Library/stm32f4xx_dma2d.c **** void DMA2D_StartTransfer(void)
 242:./Library/stm32f4xx_dma2d.c **** {
 366              		.loc 1 242 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 243:./Library/stm32f4xx_dma2d.c ****     /* Start DMA2D transfer by setting START bit */
 244:./Library/stm32f4xx_dma2d.c ****     DMA2D->CR |= (uint32_t)DMA2D_CR_START;
 371              		.loc 1 244 5 view .LVU138
 372              		.loc 1 244 10 is_stmt 0 view .LVU139
 373 0000 024A     		ldr	r2, .L17
 374 0002 1368     		ldr	r3, [r2]
 375              		.loc 1 244 15 view .LVU140
 376 0004 43F00103 		orr	r3, r3, #1
 377 0008 1360     		str	r3, [r2]
 245:./Library/stm32f4xx_dma2d.c **** }
 378              		.loc 1 245 1 view .LVU141
 379 000a 7047     		bx	lr
 380              	.L18:
 381              		.align	2
 382              	.L17:
 383 000c 00B00240 		.word	1073917952
 384              		.cfi_endproc
 385              	.LFE126:
 387              		.section	.text.DMA2D_AbortTransfer,"ax",%progbits
 388              		.align	1
 389              		.global	DMA2D_AbortTransfer
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	DMA2D_AbortTransfer:
 395              	.LFB127:
 246:./Library/stm32f4xx_dma2d.c **** 
 247:./Library/stm32f4xx_dma2d.c **** /**
 248:./Library/stm32f4xx_dma2d.c ****   * @brief  Abort the DMA2D transfer.
 249:./Library/stm32f4xx_dma2d.c ****   * @param
 250:./Library/stm32f4xx_dma2d.c ****   * @retval None
 251:./Library/stm32f4xx_dma2d.c ****   */
 252:./Library/stm32f4xx_dma2d.c **** 
 253:./Library/stm32f4xx_dma2d.c **** void DMA2D_AbortTransfer(void)
 254:./Library/stm32f4xx_dma2d.c **** {
 396              		.loc 1 254 1 is_stmt 1 view -0
 397              		.cfi_startproc
ARM GAS  /tmp/cctDan5I.s 			page 13


 398              		@ args = 0, pretend = 0, frame = 0
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400              		@ link register save eliminated.
 255:./Library/stm32f4xx_dma2d.c ****     /* Start DMA2D transfer by setting START bit */
 256:./Library/stm32f4xx_dma2d.c ****     DMA2D->CR |= (uint32_t)DMA2D_CR_ABORT;
 401              		.loc 1 256 5 view .LVU143
 402              		.loc 1 256 10 is_stmt 0 view .LVU144
 403 0000 024A     		ldr	r2, .L20
 404 0002 1368     		ldr	r3, [r2]
 405              		.loc 1 256 15 view .LVU145
 406 0004 43F00403 		orr	r3, r3, #4
 407 0008 1360     		str	r3, [r2]
 257:./Library/stm32f4xx_dma2d.c **** 
 258:./Library/stm32f4xx_dma2d.c **** }
 408              		.loc 1 258 1 view .LVU146
 409 000a 7047     		bx	lr
 410              	.L21:
 411              		.align	2
 412              	.L20:
 413 000c 00B00240 		.word	1073917952
 414              		.cfi_endproc
 415              	.LFE127:
 417              		.section	.text.DMA2D_Suspend,"ax",%progbits
 418              		.align	1
 419              		.global	DMA2D_Suspend
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 424              	DMA2D_Suspend:
 425              	.LVL27:
 426              	.LFB128:
 259:./Library/stm32f4xx_dma2d.c **** 
 260:./Library/stm32f4xx_dma2d.c **** /**
 261:./Library/stm32f4xx_dma2d.c ****   * @brief  Stop or continue the DMA2D transfer.
 262:./Library/stm32f4xx_dma2d.c ****   * @param  NewState: new state of the DMA2D peripheral.
 263:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 264:./Library/stm32f4xx_dma2d.c ****   * @retval None
 265:./Library/stm32f4xx_dma2d.c ****   */
 266:./Library/stm32f4xx_dma2d.c **** void DMA2D_Suspend(FunctionalState NewState)
 267:./Library/stm32f4xx_dma2d.c **** {
 427              		.loc 1 267 1 is_stmt 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 268:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 269:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 432              		.loc 1 269 3 view .LVU148
 270:./Library/stm32f4xx_dma2d.c **** 
 271:./Library/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 433              		.loc 1 271 3 view .LVU149
 434              		.loc 1 271 6 is_stmt 0 view .LVU150
 435 0000 28B1     		cbz	r0, .L23
 272:./Library/stm32f4xx_dma2d.c ****   {
 273:./Library/stm32f4xx_dma2d.c ****     /* Suspend DMA2D transfer by setting STOP bit */
 274:./Library/stm32f4xx_dma2d.c ****     DMA2D->CR |= (uint32_t)DMA2D_CR_SUSP;
 436              		.loc 1 274 5 is_stmt 1 view .LVU151
ARM GAS  /tmp/cctDan5I.s 			page 14


 437              		.loc 1 274 10 is_stmt 0 view .LVU152
 438 0002 064A     		ldr	r2, .L25
 439 0004 1368     		ldr	r3, [r2]
 440              		.loc 1 274 15 view .LVU153
 441 0006 43F00203 		orr	r3, r3, #2
 442 000a 1360     		str	r3, [r2]
 443 000c 7047     		bx	lr
 444              	.L23:
 275:./Library/stm32f4xx_dma2d.c ****   }
 276:./Library/stm32f4xx_dma2d.c ****   else
 277:./Library/stm32f4xx_dma2d.c ****   {
 278:./Library/stm32f4xx_dma2d.c ****     /* Continue DMA2D transfer by clearing STOP bit */
 279:./Library/stm32f4xx_dma2d.c ****     DMA2D->CR &= ~(uint32_t)DMA2D_CR_SUSP;
 445              		.loc 1 279 5 is_stmt 1 view .LVU154
 446              		.loc 1 279 10 is_stmt 0 view .LVU155
 447 000e 034A     		ldr	r2, .L25
 448 0010 1368     		ldr	r3, [r2]
 449              		.loc 1 279 15 view .LVU156
 450 0012 23F00203 		bic	r3, r3, #2
 451 0016 1360     		str	r3, [r2]
 280:./Library/stm32f4xx_dma2d.c ****   }
 281:./Library/stm32f4xx_dma2d.c **** }
 452              		.loc 1 281 1 view .LVU157
 453 0018 7047     		bx	lr
 454              	.L26:
 455 001a 00BF     		.align	2
 456              	.L25:
 457 001c 00B00240 		.word	1073917952
 458              		.cfi_endproc
 459              	.LFE128:
 461              		.section	.text.DMA2D_FGConfig,"ax",%progbits
 462              		.align	1
 463              		.global	DMA2D_FGConfig
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 468              	DMA2D_FGConfig:
 469              	.LVL28:
 470              	.LFB129:
 282:./Library/stm32f4xx_dma2d.c **** 
 283:./Library/stm32f4xx_dma2d.c **** /**
 284:./Library/stm32f4xx_dma2d.c ****   * @brief  Configures the Foreground according to the specified parameters
 285:./Library/stm32f4xx_dma2d.c ****   *         in the DMA2D_FGStruct.
 286:./Library/stm32f4xx_dma2d.c ****   * @note   This function can be used only when the transfer is disabled.
 287:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_FGStruct: pointer to a DMA2D_FGTypeDef structure that contains
 288:./Library/stm32f4xx_dma2d.c ****   *         the configuration information for the specified Background.
 289:./Library/stm32f4xx_dma2d.c ****   * @retval None
 290:./Library/stm32f4xx_dma2d.c ****   */
 291:./Library/stm32f4xx_dma2d.c **** void DMA2D_FGConfig(DMA2D_FG_InitTypeDef* DMA2D_FG_InitStruct)
 292:./Library/stm32f4xx_dma2d.c **** {
 471              		.loc 1 292 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 476              		.loc 1 292 1 is_stmt 0 view .LVU159
 477 0000 10B4     		push	{r4}
ARM GAS  /tmp/cctDan5I.s 			page 15


 478              	.LCFI4:
 479              		.cfi_def_cfa_offset 4
 480              		.cfi_offset 4, -4
 293:./Library/stm32f4xx_dma2d.c **** 
 294:./Library/stm32f4xx_dma2d.c ****   uint32_t fg_clutcolormode = 0;
 481              		.loc 1 294 3 is_stmt 1 view .LVU160
 482              	.LVL29:
 295:./Library/stm32f4xx_dma2d.c ****   uint32_t fg_clutsize = 0;
 483              		.loc 1 295 3 view .LVU161
 296:./Library/stm32f4xx_dma2d.c ****   uint32_t fg_alpha_mode = 0;
 484              		.loc 1 296 3 view .LVU162
 297:./Library/stm32f4xx_dma2d.c ****   uint32_t fg_alphavalue = 0;
 485              		.loc 1 297 3 view .LVU163
 298:./Library/stm32f4xx_dma2d.c ****   uint32_t fg_colorgreen = 0;
 486              		.loc 1 298 3 view .LVU164
 299:./Library/stm32f4xx_dma2d.c ****   uint32_t fg_colorred = 0;
 487              		.loc 1 299 3 view .LVU165
 300:./Library/stm32f4xx_dma2d.c **** 
 301:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGO(DMA2D_FG_InitStruct->DMA2D_FGO));
 488              		.loc 1 301 3 view .LVU166
 302:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGCM(DMA2D_FG_InitStruct->DMA2D_FGCM));
 489              		.loc 1 302 3 view .LVU167
 303:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_CLUT_CM(DMA2D_FG_InitStruct->DMA2D_FG_CLUT_CM));
 490              		.loc 1 303 3 view .LVU168
 304:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_CLUT_SIZE(DMA2D_FG_InitStruct->DMA2D_FG_CLUT_SIZE));
 491              		.loc 1 304 3 view .LVU169
 305:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_ALPHA_MODE(DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_MODE));
 492              		.loc 1 305 3 view .LVU170
 306:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_ALPHA_VALUE(DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_VALUE));
 493              		.loc 1 306 3 view .LVU171
 307:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGC_BLUE(DMA2D_FG_InitStruct->DMA2D_FGC_BLUE));
 494              		.loc 1 307 3 view .LVU172
 308:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGC_GREEN(DMA2D_FG_InitStruct->DMA2D_FGC_GREEN));
 495              		.loc 1 308 3 view .LVU173
 309:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGC_RED(DMA2D_FG_InitStruct->DMA2D_FGC_RED));
 496              		.loc 1 309 3 view .LVU174
 310:./Library/stm32f4xx_dma2d.c **** 
 311:./Library/stm32f4xx_dma2d.c ****   /* Configures the FG memory address */
 312:./Library/stm32f4xx_dma2d.c ****   DMA2D->FGMAR = (DMA2D_FG_InitStruct->DMA2D_FGMA);
 497              		.loc 1 312 3 view .LVU175
 498              		.loc 1 312 38 is_stmt 0 view .LVU176
 499 0002 0268     		ldr	r2, [r0]
 500              		.loc 1 312 16 view .LVU177
 501 0004 194B     		ldr	r3, .L29
 502 0006 DA60     		str	r2, [r3, #12]
 313:./Library/stm32f4xx_dma2d.c **** 
 314:./Library/stm32f4xx_dma2d.c ****   /* Configures the FG offset */
 315:./Library/stm32f4xx_dma2d.c ****   DMA2D->FGOR &= ~(uint32_t)DMA2D_FGOR_LO;
 503              		.loc 1 315 3 is_stmt 1 view .LVU178
 504              		.loc 1 315 8 is_stmt 0 view .LVU179
 505 0008 1A69     		ldr	r2, [r3, #16]
 506              		.loc 1 315 15 view .LVU180
 507 000a 22F47F52 		bic	r2, r2, #16320
 508 000e 22F03F02 		bic	r2, r2, #63
 509 0012 1A61     		str	r2, [r3, #16]
 316:./Library/stm32f4xx_dma2d.c ****   DMA2D->FGOR |= (DMA2D_FG_InitStruct->DMA2D_FGO);
 510              		.loc 1 316 3 is_stmt 1 view .LVU181
ARM GAS  /tmp/cctDan5I.s 			page 16


 511              		.loc 1 316 8 is_stmt 0 view .LVU182
 512 0014 1A69     		ldr	r2, [r3, #16]
 513              		.loc 1 316 38 view .LVU183
 514 0016 4168     		ldr	r1, [r0, #4]
 515              		.loc 1 316 15 view .LVU184
 516 0018 0A43     		orrs	r2, r2, r1
 517 001a 1A61     		str	r2, [r3, #16]
 317:./Library/stm32f4xx_dma2d.c **** 
 318:./Library/stm32f4xx_dma2d.c ****   /* Configures foreground Pixel Format Convertor */
 319:./Library/stm32f4xx_dma2d.c ****   DMA2D->FGPFCCR &= (uint32_t)PFCCR_MASK;
 518              		.loc 1 319 3 is_stmt 1 view .LVU185
 519              		.loc 1 319 8 is_stmt 0 view .LVU186
 520 001c D969     		ldr	r1, [r3, #28]
 521              		.loc 1 319 18 view .LVU187
 522 001e 144A     		ldr	r2, .L29+4
 523 0020 0A40     		ands	r2, r2, r1
 524 0022 DA61     		str	r2, [r3, #28]
 320:./Library/stm32f4xx_dma2d.c ****   fg_clutcolormode = DMA2D_FG_InitStruct->DMA2D_FG_CLUT_CM << 4;
 525              		.loc 1 320 3 is_stmt 1 view .LVU188
 526              	.LVL30:
 321:./Library/stm32f4xx_dma2d.c ****   fg_clutsize = DMA2D_FG_InitStruct->DMA2D_FG_CLUT_SIZE << 8;
 527              		.loc 1 321 3 view .LVU189
 322:./Library/stm32f4xx_dma2d.c ****   fg_alpha_mode = DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_MODE << 16;
 528              		.loc 1 322 3 view .LVU190
 323:./Library/stm32f4xx_dma2d.c ****   fg_alphavalue = DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_VALUE << 24;
 529              		.loc 1 323 3 view .LVU191
 324:./Library/stm32f4xx_dma2d.c ****   DMA2D->FGPFCCR |= (DMA2D_FG_InitStruct->DMA2D_FGCM | fg_clutcolormode | fg_clutsize | \
 530              		.loc 1 324 3 view .LVU192
 531              		.loc 1 324 8 is_stmt 0 view .LVU193
 532 0024 D969     		ldr	r1, [r3, #28]
 533              		.loc 1 324 41 view .LVU194
 534 0026 8268     		ldr	r2, [r0, #8]
 535              		.loc 1 324 54 view .LVU195
 536 0028 C468     		ldr	r4, [r0, #12]
 537 002a 42EA0412 		orr	r2, r2, r4, lsl #4
 538              		.loc 1 324 73 view .LVU196
 539 002e 0469     		ldr	r4, [r0, #16]
 540 0030 42EA0422 		orr	r2, r2, r4, lsl #8
 541              		.loc 1 324 87 view .LVU197
 542 0034 4469     		ldr	r4, [r0, #20]
 543 0036 42EA0442 		orr	r2, r2, r4, lsl #16
 325:./Library/stm32f4xx_dma2d.c ****                     fg_alpha_mode | fg_alphavalue);
 544              		.loc 1 325 35 view .LVU198
 545 003a 8469     		ldr	r4, [r0, #24]
 546 003c 42EA0462 		orr	r2, r2, r4, lsl #24
 324:./Library/stm32f4xx_dma2d.c ****   DMA2D->FGPFCCR |= (DMA2D_FG_InitStruct->DMA2D_FGCM | fg_clutcolormode | fg_clutsize | \
 547              		.loc 1 324 18 view .LVU199
 548 0040 0A43     		orrs	r2, r2, r1
 549 0042 DA61     		str	r2, [r3, #28]
 550              	.LVL31:
 326:./Library/stm32f4xx_dma2d.c **** 
 327:./Library/stm32f4xx_dma2d.c ****   /* Configures foreground color */
 328:./Library/stm32f4xx_dma2d.c ****   DMA2D->FGCOLR &= ~(DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | DMA2D_FGCOLR_RED);
 551              		.loc 1 328 3 is_stmt 1 view .LVU200
 552              		.loc 1 328 8 is_stmt 0 view .LVU201
 553 0044 1A6A     		ldr	r2, [r3, #32]
 554              		.loc 1 328 17 view .LVU202
ARM GAS  /tmp/cctDan5I.s 			page 17


 555 0046 02F07F42 		and	r2, r2, #-16777216
 556 004a 1A62     		str	r2, [r3, #32]
 329:./Library/stm32f4xx_dma2d.c ****   fg_colorgreen = DMA2D_FG_InitStruct->DMA2D_FGC_GREEN << 8;
 557              		.loc 1 329 3 is_stmt 1 view .LVU203
 558              	.LVL32:
 330:./Library/stm32f4xx_dma2d.c ****   fg_colorred = DMA2D_FG_InitStruct->DMA2D_FGC_RED << 16;
 559              		.loc 1 330 3 view .LVU204
 331:./Library/stm32f4xx_dma2d.c ****   DMA2D->FGCOLR |= (DMA2D_FG_InitStruct->DMA2D_FGC_BLUE | fg_colorgreen | fg_colorred);
 560              		.loc 1 331 3 view .LVU205
 561              		.loc 1 331 8 is_stmt 0 view .LVU206
 562 004c 196A     		ldr	r1, [r3, #32]
 563              		.loc 1 331 40 view .LVU207
 564 004e C269     		ldr	r2, [r0, #28]
 565              		.loc 1 331 57 view .LVU208
 566 0050 046A     		ldr	r4, [r0, #32]
 567              	.LVL33:
 568              		.loc 1 331 57 view .LVU209
 569 0052 42EA0422 		orr	r2, r2, r4, lsl #8
 570              		.loc 1 331 73 view .LVU210
 571 0056 446A     		ldr	r4, [r0, #36]
 572 0058 42EA0442 		orr	r2, r2, r4, lsl #16
 573              		.loc 1 331 17 view .LVU211
 574 005c 0A43     		orrs	r2, r2, r1
 575 005e 1A62     		str	r2, [r3, #32]
 576              	.LVL34:
 332:./Library/stm32f4xx_dma2d.c **** 
 333:./Library/stm32f4xx_dma2d.c ****   /* Configures foreground CLUT memory address */
 334:./Library/stm32f4xx_dma2d.c ****   DMA2D->FGCMAR = DMA2D_FG_InitStruct->DMA2D_FGCMAR;
 577              		.loc 1 334 3 is_stmt 1 view .LVU212
 578              		.loc 1 334 38 is_stmt 0 view .LVU213
 579 0060 826A     		ldr	r2, [r0, #40]
 580              		.loc 1 334 17 view .LVU214
 581 0062 DA62     		str	r2, [r3, #44]
 335:./Library/stm32f4xx_dma2d.c **** }
 582              		.loc 1 335 1 view .LVU215
 583 0064 5DF8044B 		ldr	r4, [sp], #4
 584              	.LCFI5:
 585              		.cfi_restore 4
 586              		.cfi_def_cfa_offset 0
 587              	.LVL35:
 588              		.loc 1 335 1 view .LVU216
 589 0068 7047     		bx	lr
 590              	.L30:
 591 006a 00BF     		.align	2
 592              	.L29:
 593 006c 00B00240 		.word	1073917952
 594 0070 C000FC00 		.word	16515264
 595              		.cfi_endproc
 596              	.LFE129:
 598              		.section	.text.DMA2D_FG_StructInit,"ax",%progbits
 599              		.align	1
 600              		.global	DMA2D_FG_StructInit
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 605              	DMA2D_FG_StructInit:
 606              	.LVL36:
ARM GAS  /tmp/cctDan5I.s 			page 18


 607              	.LFB130:
 336:./Library/stm32f4xx_dma2d.c **** 
 337:./Library/stm32f4xx_dma2d.c **** /**
 338:./Library/stm32f4xx_dma2d.c ****   * @brief  Fills each DMA2D_FGStruct member with its default value.
 339:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_FGStruct: pointer to a DMA2D_FGTypeDef structure which will
 340:./Library/stm32f4xx_dma2d.c ****   *         be initialized.
 341:./Library/stm32f4xx_dma2d.c ****   * @retval None
 342:./Library/stm32f4xx_dma2d.c ****   */
 343:./Library/stm32f4xx_dma2d.c **** void DMA2D_FG_StructInit(DMA2D_FG_InitTypeDef* DMA2D_FG_InitStruct)
 344:./Library/stm32f4xx_dma2d.c **** {
 608              		.loc 1 344 1 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 345:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground memory address */
 346:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGMA = 0x00;
 613              		.loc 1 346 3 view .LVU218
 614              		.loc 1 346 35 is_stmt 0 view .LVU219
 615 0000 0023     		movs	r3, #0
 616 0002 0360     		str	r3, [r0]
 347:./Library/stm32f4xx_dma2d.c **** 
 348:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground offset */
 349:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGO = 0x00;
 617              		.loc 1 349 3 is_stmt 1 view .LVU220
 618              		.loc 1 349 34 is_stmt 0 view .LVU221
 619 0004 4360     		str	r3, [r0, #4]
 350:./Library/stm32f4xx_dma2d.c **** 
 351:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground color mode */
 352:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGCM = CM_ARGB8888;
 620              		.loc 1 352 3 is_stmt 1 view .LVU222
 621              		.loc 1 352 35 is_stmt 0 view .LVU223
 622 0006 8360     		str	r3, [r0, #8]
 353:./Library/stm32f4xx_dma2d.c **** 
 354:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground CLUT color mode */
 355:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FG_CLUT_CM = CLUT_CM_ARGB8888;
 623              		.loc 1 355 3 is_stmt 1 view .LVU224
 624              		.loc 1 355 41 is_stmt 0 view .LVU225
 625 0008 C360     		str	r3, [r0, #12]
 356:./Library/stm32f4xx_dma2d.c **** 
 357:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground CLUT size */
 358:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FG_CLUT_SIZE = 0x00;
 626              		.loc 1 358 3 is_stmt 1 view .LVU226
 627              		.loc 1 358 43 is_stmt 0 view .LVU227
 628 000a 0361     		str	r3, [r0, #16]
 359:./Library/stm32f4xx_dma2d.c **** 
 360:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground alpha mode */
 361:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_MODE = NO_MODIF_ALPHA_VALUE;
 629              		.loc 1 361 3 is_stmt 1 view .LVU228
 630              		.loc 1 361 47 is_stmt 0 view .LVU229
 631 000c 4361     		str	r3, [r0, #20]
 362:./Library/stm32f4xx_dma2d.c **** 
 363:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground alpha value */
 364:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_VALUE = 0x00;
 632              		.loc 1 364 3 is_stmt 1 view .LVU230
 633              		.loc 1 364 48 is_stmt 0 view .LVU231
 634 000e 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cctDan5I.s 			page 19


 365:./Library/stm32f4xx_dma2d.c **** 
 366:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground blue value */
 367:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGC_BLUE = 0x00;
 635              		.loc 1 367 3 is_stmt 1 view .LVU232
 636              		.loc 1 367 39 is_stmt 0 view .LVU233
 637 0010 C361     		str	r3, [r0, #28]
 368:./Library/stm32f4xx_dma2d.c **** 
 369:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground green value */
 370:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGC_GREEN = 0x00;
 638              		.loc 1 370 3 is_stmt 1 view .LVU234
 639              		.loc 1 370 40 is_stmt 0 view .LVU235
 640 0012 0362     		str	r3, [r0, #32]
 371:./Library/stm32f4xx_dma2d.c **** 
 372:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground red value */
 373:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGC_RED = 0x00;
 641              		.loc 1 373 3 is_stmt 1 view .LVU236
 642              		.loc 1 373 38 is_stmt 0 view .LVU237
 643 0014 4362     		str	r3, [r0, #36]
 374:./Library/stm32f4xx_dma2d.c **** 
 375:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground CLUT memory address */
 376:./Library/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGCMAR = 0x00;
 644              		.loc 1 376 3 is_stmt 1 view .LVU238
 645              		.loc 1 376 37 is_stmt 0 view .LVU239
 646 0016 8362     		str	r3, [r0, #40]
 377:./Library/stm32f4xx_dma2d.c **** }
 647              		.loc 1 377 1 view .LVU240
 648 0018 7047     		bx	lr
 649              		.cfi_endproc
 650              	.LFE130:
 652              		.section	.text.DMA2D_BGConfig,"ax",%progbits
 653              		.align	1
 654              		.global	DMA2D_BGConfig
 655              		.syntax unified
 656              		.thumb
 657              		.thumb_func
 659              	DMA2D_BGConfig:
 660              	.LVL37:
 661              	.LFB131:
 378:./Library/stm32f4xx_dma2d.c **** 
 379:./Library/stm32f4xx_dma2d.c **** 
 380:./Library/stm32f4xx_dma2d.c **** /**
 381:./Library/stm32f4xx_dma2d.c ****   * @brief  Configures the Background according to the specified parameters
 382:./Library/stm32f4xx_dma2d.c ****   *         in the DMA2D_BGStruct.
 383:./Library/stm32f4xx_dma2d.c ****   * @note   This function can be used only when the transfer is disabled.
 384:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_BGStruct: pointer to a DMA2D_BGTypeDef structure that contains
 385:./Library/stm32f4xx_dma2d.c ****   *         the configuration information for the specified Background.
 386:./Library/stm32f4xx_dma2d.c ****   * @retval None
 387:./Library/stm32f4xx_dma2d.c ****   */
 388:./Library/stm32f4xx_dma2d.c **** void DMA2D_BGConfig(DMA2D_BG_InitTypeDef* DMA2D_BG_InitStruct)
 389:./Library/stm32f4xx_dma2d.c **** {
 662              		.loc 1 389 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 667              		.loc 1 389 1 is_stmt 0 view .LVU242
 668 0000 10B4     		push	{r4}
ARM GAS  /tmp/cctDan5I.s 			page 20


 669              	.LCFI6:
 670              		.cfi_def_cfa_offset 4
 671              		.cfi_offset 4, -4
 390:./Library/stm32f4xx_dma2d.c **** 
 391:./Library/stm32f4xx_dma2d.c ****   uint32_t bg_clutcolormode = 0;
 672              		.loc 1 391 3 is_stmt 1 view .LVU243
 673              	.LVL38:
 392:./Library/stm32f4xx_dma2d.c ****   uint32_t bg_clutsize = 0;
 674              		.loc 1 392 3 view .LVU244
 393:./Library/stm32f4xx_dma2d.c ****   uint32_t bg_alpha_mode = 0;
 675              		.loc 1 393 3 view .LVU245
 394:./Library/stm32f4xx_dma2d.c ****   uint32_t bg_alphavalue = 0;
 676              		.loc 1 394 3 view .LVU246
 395:./Library/stm32f4xx_dma2d.c ****   uint32_t bg_colorgreen = 0;
 677              		.loc 1 395 3 view .LVU247
 396:./Library/stm32f4xx_dma2d.c ****   uint32_t bg_colorred = 0;
 678              		.loc 1 396 3 view .LVU248
 397:./Library/stm32f4xx_dma2d.c **** 
 398:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGO(DMA2D_BG_InitStruct->DMA2D_BGO));
 679              		.loc 1 398 3 view .LVU249
 399:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGCM(DMA2D_BG_InitStruct->DMA2D_BGCM));
 680              		.loc 1 399 3 view .LVU250
 400:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_CLUT_CM(DMA2D_BG_InitStruct->DMA2D_BG_CLUT_CM));
 681              		.loc 1 400 3 view .LVU251
 401:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_CLUT_SIZE(DMA2D_BG_InitStruct->DMA2D_BG_CLUT_SIZE));
 682              		.loc 1 401 3 view .LVU252
 402:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_ALPHA_MODE(DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_MODE));
 683              		.loc 1 402 3 view .LVU253
 403:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_ALPHA_VALUE(DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_VALUE));
 684              		.loc 1 403 3 view .LVU254
 404:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGC_BLUE(DMA2D_BG_InitStruct->DMA2D_BGC_BLUE));
 685              		.loc 1 404 3 view .LVU255
 405:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGC_GREEN(DMA2D_BG_InitStruct->DMA2D_BGC_GREEN));
 686              		.loc 1 405 3 view .LVU256
 406:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGC_RED(DMA2D_BG_InitStruct->DMA2D_BGC_RED));
 687              		.loc 1 406 3 view .LVU257
 407:./Library/stm32f4xx_dma2d.c **** 
 408:./Library/stm32f4xx_dma2d.c ****   /* Configures the BG memory address */
 409:./Library/stm32f4xx_dma2d.c ****   DMA2D->BGMAR = (DMA2D_BG_InitStruct->DMA2D_BGMA);
 688              		.loc 1 409 3 view .LVU258
 689              		.loc 1 409 38 is_stmt 0 view .LVU259
 690 0002 0268     		ldr	r2, [r0]
 691              		.loc 1 409 16 view .LVU260
 692 0004 194B     		ldr	r3, .L34
 693 0006 5A61     		str	r2, [r3, #20]
 410:./Library/stm32f4xx_dma2d.c **** 
 411:./Library/stm32f4xx_dma2d.c ****   /* Configures the BG offset */
 412:./Library/stm32f4xx_dma2d.c ****   DMA2D->BGOR &= ~(uint32_t)DMA2D_BGOR_LO;
 694              		.loc 1 412 3 is_stmt 1 view .LVU261
 695              		.loc 1 412 8 is_stmt 0 view .LVU262
 696 0008 9A69     		ldr	r2, [r3, #24]
 697              		.loc 1 412 15 view .LVU263
 698 000a 22F47F52 		bic	r2, r2, #16320
 699 000e 22F03F02 		bic	r2, r2, #63
 700 0012 9A61     		str	r2, [r3, #24]
 413:./Library/stm32f4xx_dma2d.c ****   DMA2D->BGOR |= (DMA2D_BG_InitStruct->DMA2D_BGO);
 701              		.loc 1 413 3 is_stmt 1 view .LVU264
ARM GAS  /tmp/cctDan5I.s 			page 21


 702              		.loc 1 413 8 is_stmt 0 view .LVU265
 703 0014 9A69     		ldr	r2, [r3, #24]
 704              		.loc 1 413 38 view .LVU266
 705 0016 4168     		ldr	r1, [r0, #4]
 706              		.loc 1 413 15 view .LVU267
 707 0018 0A43     		orrs	r2, r2, r1
 708 001a 9A61     		str	r2, [r3, #24]
 414:./Library/stm32f4xx_dma2d.c **** 
 415:./Library/stm32f4xx_dma2d.c ****   /* Configures background Pixel Format Convertor */
 416:./Library/stm32f4xx_dma2d.c ****   DMA2D->BGPFCCR &= (uint32_t)PFCCR_MASK;
 709              		.loc 1 416 3 is_stmt 1 view .LVU268
 710              		.loc 1 416 8 is_stmt 0 view .LVU269
 711 001c 596A     		ldr	r1, [r3, #36]
 712              		.loc 1 416 18 view .LVU270
 713 001e 144A     		ldr	r2, .L34+4
 714 0020 0A40     		ands	r2, r2, r1
 715 0022 5A62     		str	r2, [r3, #36]
 417:./Library/stm32f4xx_dma2d.c ****   bg_clutcolormode = DMA2D_BG_InitStruct->DMA2D_BG_CLUT_CM << 4;
 716              		.loc 1 417 3 is_stmt 1 view .LVU271
 717              	.LVL39:
 418:./Library/stm32f4xx_dma2d.c ****   bg_clutsize = DMA2D_BG_InitStruct->DMA2D_BG_CLUT_SIZE << 8;
 718              		.loc 1 418 3 view .LVU272
 419:./Library/stm32f4xx_dma2d.c ****   bg_alpha_mode = DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_MODE << 16;
 719              		.loc 1 419 3 view .LVU273
 420:./Library/stm32f4xx_dma2d.c ****   bg_alphavalue = DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_VALUE << 24;
 720              		.loc 1 420 3 view .LVU274
 421:./Library/stm32f4xx_dma2d.c ****   DMA2D->BGPFCCR |= (DMA2D_BG_InitStruct->DMA2D_BGCM | bg_clutcolormode | bg_clutsize | \
 721              		.loc 1 421 3 view .LVU275
 722              		.loc 1 421 8 is_stmt 0 view .LVU276
 723 0024 596A     		ldr	r1, [r3, #36]
 724              		.loc 1 421 41 view .LVU277
 725 0026 8268     		ldr	r2, [r0, #8]
 726              		.loc 1 421 54 view .LVU278
 727 0028 C468     		ldr	r4, [r0, #12]
 728 002a 42EA0412 		orr	r2, r2, r4, lsl #4
 729              		.loc 1 421 73 view .LVU279
 730 002e 0469     		ldr	r4, [r0, #16]
 731 0030 42EA0422 		orr	r2, r2, r4, lsl #8
 732              		.loc 1 421 87 view .LVU280
 733 0034 4469     		ldr	r4, [r0, #20]
 734 0036 42EA0442 		orr	r2, r2, r4, lsl #16
 422:./Library/stm32f4xx_dma2d.c ****                     bg_alpha_mode | bg_alphavalue);
 735              		.loc 1 422 35 view .LVU281
 736 003a 8469     		ldr	r4, [r0, #24]
 737 003c 42EA0462 		orr	r2, r2, r4, lsl #24
 421:./Library/stm32f4xx_dma2d.c ****   DMA2D->BGPFCCR |= (DMA2D_BG_InitStruct->DMA2D_BGCM | bg_clutcolormode | bg_clutsize | \
 738              		.loc 1 421 18 view .LVU282
 739 0040 0A43     		orrs	r2, r2, r1
 740 0042 5A62     		str	r2, [r3, #36]
 741              	.LVL40:
 423:./Library/stm32f4xx_dma2d.c **** 
 424:./Library/stm32f4xx_dma2d.c ****   /* Configures background color */
 425:./Library/stm32f4xx_dma2d.c ****   DMA2D->BGCOLR &= ~(DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | DMA2D_BGCOLR_RED);
 742              		.loc 1 425 3 is_stmt 1 view .LVU283
 743              		.loc 1 425 8 is_stmt 0 view .LVU284
 744 0044 9A6A     		ldr	r2, [r3, #40]
 745              		.loc 1 425 17 view .LVU285
ARM GAS  /tmp/cctDan5I.s 			page 22


 746 0046 02F07F42 		and	r2, r2, #-16777216
 747 004a 9A62     		str	r2, [r3, #40]
 426:./Library/stm32f4xx_dma2d.c ****   bg_colorgreen = DMA2D_BG_InitStruct->DMA2D_BGC_GREEN << 8;
 748              		.loc 1 426 3 is_stmt 1 view .LVU286
 749              	.LVL41:
 427:./Library/stm32f4xx_dma2d.c ****   bg_colorred = DMA2D_BG_InitStruct->DMA2D_BGC_RED << 16;
 750              		.loc 1 427 3 view .LVU287
 428:./Library/stm32f4xx_dma2d.c ****   DMA2D->BGCOLR |= (DMA2D_BG_InitStruct->DMA2D_BGC_BLUE | bg_colorgreen | bg_colorred);
 751              		.loc 1 428 3 view .LVU288
 752              		.loc 1 428 8 is_stmt 0 view .LVU289
 753 004c 996A     		ldr	r1, [r3, #40]
 754              		.loc 1 428 40 view .LVU290
 755 004e C269     		ldr	r2, [r0, #28]
 756              		.loc 1 428 57 view .LVU291
 757 0050 046A     		ldr	r4, [r0, #32]
 758              	.LVL42:
 759              		.loc 1 428 57 view .LVU292
 760 0052 42EA0422 		orr	r2, r2, r4, lsl #8
 761              		.loc 1 428 73 view .LVU293
 762 0056 446A     		ldr	r4, [r0, #36]
 763 0058 42EA0442 		orr	r2, r2, r4, lsl #16
 764              		.loc 1 428 17 view .LVU294
 765 005c 0A43     		orrs	r2, r2, r1
 766 005e 9A62     		str	r2, [r3, #40]
 767              	.LVL43:
 429:./Library/stm32f4xx_dma2d.c ****   
 430:./Library/stm32f4xx_dma2d.c ****   /* Configures background CLUT memory address */
 431:./Library/stm32f4xx_dma2d.c ****   DMA2D->BGCMAR = DMA2D_BG_InitStruct->DMA2D_BGCMAR;
 768              		.loc 1 431 3 is_stmt 1 view .LVU295
 769              		.loc 1 431 38 is_stmt 0 view .LVU296
 770 0060 826A     		ldr	r2, [r0, #40]
 771              		.loc 1 431 17 view .LVU297
 772 0062 1A63     		str	r2, [r3, #48]
 432:./Library/stm32f4xx_dma2d.c **** 
 433:./Library/stm32f4xx_dma2d.c **** }
 773              		.loc 1 433 1 view .LVU298
 774 0064 5DF8044B 		ldr	r4, [sp], #4
 775              	.LCFI7:
 776              		.cfi_restore 4
 777              		.cfi_def_cfa_offset 0
 778              	.LVL44:
 779              		.loc 1 433 1 view .LVU299
 780 0068 7047     		bx	lr
 781              	.L35:
 782 006a 00BF     		.align	2
 783              	.L34:
 784 006c 00B00240 		.word	1073917952
 785 0070 C000FC00 		.word	16515264
 786              		.cfi_endproc
 787              	.LFE131:
 789              		.section	.text.DMA2D_BG_StructInit,"ax",%progbits
 790              		.align	1
 791              		.global	DMA2D_BG_StructInit
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 796              	DMA2D_BG_StructInit:
ARM GAS  /tmp/cctDan5I.s 			page 23


 797              	.LVL45:
 798              	.LFB132:
 434:./Library/stm32f4xx_dma2d.c **** 
 435:./Library/stm32f4xx_dma2d.c **** /**
 436:./Library/stm32f4xx_dma2d.c ****   * @brief  Fills each DMA2D_BGStruct member with its default value.
 437:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_BGStruct: pointer to a DMA2D_BGTypeDef structure which will
 438:./Library/stm32f4xx_dma2d.c ****   *         be initialized.
 439:./Library/stm32f4xx_dma2d.c ****   * @retval None
 440:./Library/stm32f4xx_dma2d.c ****   */
 441:./Library/stm32f4xx_dma2d.c **** void DMA2D_BG_StructInit(DMA2D_BG_InitTypeDef* DMA2D_BG_InitStruct)
 442:./Library/stm32f4xx_dma2d.c **** {
 799              		.loc 1 442 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		@ link register save eliminated.
 443:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background memory address */
 444:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGMA = 0x00;
 804              		.loc 1 444 3 view .LVU301
 805              		.loc 1 444 35 is_stmt 0 view .LVU302
 806 0000 0023     		movs	r3, #0
 807 0002 0360     		str	r3, [r0]
 445:./Library/stm32f4xx_dma2d.c **** 
 446:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background offset */
 447:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGO = 0x00;
 808              		.loc 1 447 3 is_stmt 1 view .LVU303
 809              		.loc 1 447 34 is_stmt 0 view .LVU304
 810 0004 4360     		str	r3, [r0, #4]
 448:./Library/stm32f4xx_dma2d.c **** 
 449:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background color mode */
 450:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGCM = CM_ARGB8888;
 811              		.loc 1 450 3 is_stmt 1 view .LVU305
 812              		.loc 1 450 35 is_stmt 0 view .LVU306
 813 0006 8360     		str	r3, [r0, #8]
 451:./Library/stm32f4xx_dma2d.c **** 
 452:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background CLUT color mode */
 453:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BG_CLUT_CM = CLUT_CM_ARGB8888;
 814              		.loc 1 453 3 is_stmt 1 view .LVU307
 815              		.loc 1 453 41 is_stmt 0 view .LVU308
 816 0008 C360     		str	r3, [r0, #12]
 454:./Library/stm32f4xx_dma2d.c **** 
 455:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background CLUT size */
 456:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BG_CLUT_SIZE = 0x00;
 817              		.loc 1 456 3 is_stmt 1 view .LVU309
 818              		.loc 1 456 43 is_stmt 0 view .LVU310
 819 000a 0361     		str	r3, [r0, #16]
 457:./Library/stm32f4xx_dma2d.c **** 
 458:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background alpha mode */
 459:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_MODE = NO_MODIF_ALPHA_VALUE;
 820              		.loc 1 459 3 is_stmt 1 view .LVU311
 821              		.loc 1 459 47 is_stmt 0 view .LVU312
 822 000c 4361     		str	r3, [r0, #20]
 460:./Library/stm32f4xx_dma2d.c **** 
 461:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background alpha value */
 462:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_VALUE = 0x00;
 823              		.loc 1 462 3 is_stmt 1 view .LVU313
 824              		.loc 1 462 48 is_stmt 0 view .LVU314
ARM GAS  /tmp/cctDan5I.s 			page 24


 825 000e 8361     		str	r3, [r0, #24]
 463:./Library/stm32f4xx_dma2d.c **** 
 464:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background blue value */
 465:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGC_BLUE = 0x00;
 826              		.loc 1 465 3 is_stmt 1 view .LVU315
 827              		.loc 1 465 39 is_stmt 0 view .LVU316
 828 0010 C361     		str	r3, [r0, #28]
 466:./Library/stm32f4xx_dma2d.c **** 
 467:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background green value */
 468:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGC_GREEN = 0x00;
 829              		.loc 1 468 3 is_stmt 1 view .LVU317
 830              		.loc 1 468 40 is_stmt 0 view .LVU318
 831 0012 0362     		str	r3, [r0, #32]
 469:./Library/stm32f4xx_dma2d.c **** 
 470:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background red value */
 471:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGC_RED = 0x00;
 832              		.loc 1 471 3 is_stmt 1 view .LVU319
 833              		.loc 1 471 38 is_stmt 0 view .LVU320
 834 0014 4362     		str	r3, [r0, #36]
 472:./Library/stm32f4xx_dma2d.c **** 
 473:./Library/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background CLUT memory address */
 474:./Library/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGCMAR = 0x00;
 835              		.loc 1 474 3 is_stmt 1 view .LVU321
 836              		.loc 1 474 37 is_stmt 0 view .LVU322
 837 0016 8362     		str	r3, [r0, #40]
 475:./Library/stm32f4xx_dma2d.c **** }
 838              		.loc 1 475 1 view .LVU323
 839 0018 7047     		bx	lr
 840              		.cfi_endproc
 841              	.LFE132:
 843              		.section	.text.DMA2D_FGStart,"ax",%progbits
 844              		.align	1
 845              		.global	DMA2D_FGStart
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	DMA2D_FGStart:
 851              	.LVL46:
 852              	.LFB133:
 476:./Library/stm32f4xx_dma2d.c **** 
 477:./Library/stm32f4xx_dma2d.c **** /**
 478:./Library/stm32f4xx_dma2d.c ****   * @brief  Start the automatic loading of the CLUT or abort the transfer.
 479:./Library/stm32f4xx_dma2d.c ****   * @param  NewState: new state of the DMA2D peripheral.
 480:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 481:./Library/stm32f4xx_dma2d.c ****   * @retval None
 482:./Library/stm32f4xx_dma2d.c ****   */
 483:./Library/stm32f4xx_dma2d.c **** 
 484:./Library/stm32f4xx_dma2d.c **** void DMA2D_FGStart(FunctionalState NewState) 
 485:./Library/stm32f4xx_dma2d.c **** {
 853              		.loc 1 485 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
 486:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 487:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 858              		.loc 1 487 3 view .LVU325
ARM GAS  /tmp/cctDan5I.s 			page 25


 488:./Library/stm32f4xx_dma2d.c **** 
 489:./Library/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 859              		.loc 1 489 3 view .LVU326
 860              		.loc 1 489 6 is_stmt 0 view .LVU327
 861 0000 28B1     		cbz	r0, .L38
 490:./Library/stm32f4xx_dma2d.c ****   {
 491:./Library/stm32f4xx_dma2d.c ****     /* Start the automatic loading of the CLUT */
 492:./Library/stm32f4xx_dma2d.c ****     DMA2D->FGPFCCR |= DMA2D_FGPFCCR_START;
 862              		.loc 1 492 5 is_stmt 1 view .LVU328
 863              		.loc 1 492 10 is_stmt 0 view .LVU329
 864 0002 064A     		ldr	r2, .L40
 865 0004 D369     		ldr	r3, [r2, #28]
 866              		.loc 1 492 20 view .LVU330
 867 0006 43F02003 		orr	r3, r3, #32
 868 000a D361     		str	r3, [r2, #28]
 869 000c 7047     		bx	lr
 870              	.L38:
 493:./Library/stm32f4xx_dma2d.c ****   }
 494:./Library/stm32f4xx_dma2d.c ****   else
 495:./Library/stm32f4xx_dma2d.c ****   {
 496:./Library/stm32f4xx_dma2d.c ****     /* abort the transfer */
 497:./Library/stm32f4xx_dma2d.c ****     DMA2D->FGPFCCR &= (uint32_t)~DMA2D_FGPFCCR_START;
 871              		.loc 1 497 5 is_stmt 1 view .LVU331
 872              		.loc 1 497 10 is_stmt 0 view .LVU332
 873 000e 034A     		ldr	r2, .L40
 874 0010 D369     		ldr	r3, [r2, #28]
 875              		.loc 1 497 20 view .LVU333
 876 0012 23F02003 		bic	r3, r3, #32
 877 0016 D361     		str	r3, [r2, #28]
 498:./Library/stm32f4xx_dma2d.c ****   }
 499:./Library/stm32f4xx_dma2d.c **** }
 878              		.loc 1 499 1 view .LVU334
 879 0018 7047     		bx	lr
 880              	.L41:
 881 001a 00BF     		.align	2
 882              	.L40:
 883 001c 00B00240 		.word	1073917952
 884              		.cfi_endproc
 885              	.LFE133:
 887              		.section	.text.DMA2D_BGStart,"ax",%progbits
 888              		.align	1
 889              		.global	DMA2D_BGStart
 890              		.syntax unified
 891              		.thumb
 892              		.thumb_func
 894              	DMA2D_BGStart:
 895              	.LVL47:
 896              	.LFB134:
 500:./Library/stm32f4xx_dma2d.c **** 
 501:./Library/stm32f4xx_dma2d.c **** /**
 502:./Library/stm32f4xx_dma2d.c ****   * @brief  Start the automatic loading of the CLUT or abort the transfer.
 503:./Library/stm32f4xx_dma2d.c ****   * @param  NewState: new state of the DMA2D peripheral.
 504:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 505:./Library/stm32f4xx_dma2d.c ****   * @retval None
 506:./Library/stm32f4xx_dma2d.c ****   */
 507:./Library/stm32f4xx_dma2d.c ****   
 508:./Library/stm32f4xx_dma2d.c **** void DMA2D_BGStart(FunctionalState NewState) 
ARM GAS  /tmp/cctDan5I.s 			page 26


 509:./Library/stm32f4xx_dma2d.c **** {
 897              		.loc 1 509 1 is_stmt 1 view -0
 898              		.cfi_startproc
 899              		@ args = 0, pretend = 0, frame = 0
 900              		@ frame_needed = 0, uses_anonymous_args = 0
 901              		@ link register save eliminated.
 510:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 511:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 902              		.loc 1 511 3 view .LVU336
 512:./Library/stm32f4xx_dma2d.c ****   
 513:./Library/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 903              		.loc 1 513 3 view .LVU337
 904              		.loc 1 513 6 is_stmt 0 view .LVU338
 905 0000 28B1     		cbz	r0, .L43
 514:./Library/stm32f4xx_dma2d.c ****   {
 515:./Library/stm32f4xx_dma2d.c ****     /* Start the automatic loading of the CLUT */
 516:./Library/stm32f4xx_dma2d.c ****     DMA2D->BGPFCCR |= DMA2D_BGPFCCR_START;
 906              		.loc 1 516 5 is_stmt 1 view .LVU339
 907              		.loc 1 516 10 is_stmt 0 view .LVU340
 908 0002 064A     		ldr	r2, .L45
 909 0004 536A     		ldr	r3, [r2, #36]
 910              		.loc 1 516 20 view .LVU341
 911 0006 43F02003 		orr	r3, r3, #32
 912 000a 5362     		str	r3, [r2, #36]
 913 000c 7047     		bx	lr
 914              	.L43:
 517:./Library/stm32f4xx_dma2d.c ****   }
 518:./Library/stm32f4xx_dma2d.c ****   else
 519:./Library/stm32f4xx_dma2d.c ****   {
 520:./Library/stm32f4xx_dma2d.c ****     /* abort the transfer */
 521:./Library/stm32f4xx_dma2d.c ****     DMA2D->BGPFCCR &= (uint32_t)~DMA2D_BGPFCCR_START;
 915              		.loc 1 521 5 is_stmt 1 view .LVU342
 916              		.loc 1 521 10 is_stmt 0 view .LVU343
 917 000e 034A     		ldr	r2, .L45
 918 0010 536A     		ldr	r3, [r2, #36]
 919              		.loc 1 521 20 view .LVU344
 920 0012 23F02003 		bic	r3, r3, #32
 921 0016 5362     		str	r3, [r2, #36]
 522:./Library/stm32f4xx_dma2d.c ****   }
 523:./Library/stm32f4xx_dma2d.c **** }
 922              		.loc 1 523 1 view .LVU345
 923 0018 7047     		bx	lr
 924              	.L46:
 925 001a 00BF     		.align	2
 926              	.L45:
 927 001c 00B00240 		.word	1073917952
 928              		.cfi_endproc
 929              	.LFE134:
 931              		.section	.text.DMA2D_DeadTimeConfig,"ax",%progbits
 932              		.align	1
 933              		.global	DMA2D_DeadTimeConfig
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 938              	DMA2D_DeadTimeConfig:
 939              	.LVL48:
 940              	.LFB135:
ARM GAS  /tmp/cctDan5I.s 			page 27


 524:./Library/stm32f4xx_dma2d.c **** 
 525:./Library/stm32f4xx_dma2d.c **** /**
 526:./Library/stm32f4xx_dma2d.c ****   * @brief  Configures the DMA2D dead time.
 527:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_DeadTime: specifies the DMA2D dead time.
 528:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be one of the following values:
 529:./Library/stm32f4xx_dma2d.c ****   * @retval None
 530:./Library/stm32f4xx_dma2d.c ****   */
 531:./Library/stm32f4xx_dma2d.c **** void DMA2D_DeadTimeConfig(uint32_t DMA2D_DeadTime, FunctionalState NewState)
 532:./Library/stm32f4xx_dma2d.c **** {
 941              		.loc 1 532 1 is_stmt 1 view -0
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 0
 944              		@ frame_needed = 0, uses_anonymous_args = 0
 945              		@ link register save eliminated.
 533:./Library/stm32f4xx_dma2d.c ****    uint32_t DeadTime;
 946              		.loc 1 533 4 view .LVU347
 534:./Library/stm32f4xx_dma2d.c **** 
 535:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 536:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_DEAD_TIME(DMA2D_DeadTime));
 947              		.loc 1 536 3 view .LVU348
 537:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 948              		.loc 1 537 3 view .LVU349
 538:./Library/stm32f4xx_dma2d.c **** 
 539:./Library/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 949              		.loc 1 539 3 view .LVU350
 950              		.loc 1 539 6 is_stmt 0 view .LVU351
 951 0000 69B1     		cbz	r1, .L48
 540:./Library/stm32f4xx_dma2d.c ****   {
 541:./Library/stm32f4xx_dma2d.c ****     /* Enable and Configures the dead time */
 542:./Library/stm32f4xx_dma2d.c ****     DMA2D->AMTCR &= (uint32_t)DEAD_MASK;
 952              		.loc 1 542 5 is_stmt 1 view .LVU352
 953              		.loc 1 542 10 is_stmt 0 view .LVU353
 954 0002 0A4A     		ldr	r2, .L50
 955 0004 D36C     		ldr	r3, [r2, #76]
 956              		.loc 1 542 18 view .LVU354
 957 0006 23F47F43 		bic	r3, r3, #65280
 958 000a 23F00103 		bic	r3, r3, #1
 959 000e D364     		str	r3, [r2, #76]
 543:./Library/stm32f4xx_dma2d.c ****     DeadTime = DMA2D_DeadTime << 8;
 960              		.loc 1 543 5 is_stmt 1 view .LVU355
 961              	.LVL49:
 544:./Library/stm32f4xx_dma2d.c ****     DMA2D->AMTCR |= (DeadTime | DMA2D_AMTCR_EN);
 962              		.loc 1 544 5 view .LVU356
 963              		.loc 1 544 10 is_stmt 0 view .LVU357
 964 0010 D36C     		ldr	r3, [r2, #76]
 965              		.loc 1 544 18 view .LVU358
 966 0012 43EA0023 		orr	r3, r3, r0, lsl #8
 967 0016 43F00103 		orr	r3, r3, #1
 968 001a D364     		str	r3, [r2, #76]
 969 001c 7047     		bx	lr
 970              	.LVL50:
 971              	.L48:
 545:./Library/stm32f4xx_dma2d.c ****   }
 546:./Library/stm32f4xx_dma2d.c ****   else
 547:./Library/stm32f4xx_dma2d.c ****   {
 548:./Library/stm32f4xx_dma2d.c ****      DMA2D->AMTCR &= ~(uint32_t)DMA2D_AMTCR_EN;
 972              		.loc 1 548 6 is_stmt 1 view .LVU359
ARM GAS  /tmp/cctDan5I.s 			page 28


 973              		.loc 1 548 11 is_stmt 0 view .LVU360
 974 001e 034A     		ldr	r2, .L50
 975 0020 D36C     		ldr	r3, [r2, #76]
 976              		.loc 1 548 19 view .LVU361
 977 0022 23F00103 		bic	r3, r3, #1
 978 0026 D364     		str	r3, [r2, #76]
 549:./Library/stm32f4xx_dma2d.c ****   }
 550:./Library/stm32f4xx_dma2d.c **** }
 979              		.loc 1 550 1 view .LVU362
 980 0028 7047     		bx	lr
 981              	.L51:
 982 002a 00BF     		.align	2
 983              	.L50:
 984 002c 00B00240 		.word	1073917952
 985              		.cfi_endproc
 986              	.LFE135:
 988              		.section	.text.DMA2D_LineWatermarkConfig,"ax",%progbits
 989              		.align	1
 990              		.global	DMA2D_LineWatermarkConfig
 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 995              	DMA2D_LineWatermarkConfig:
 996              	.LVL51:
 997              	.LFB136:
 551:./Library/stm32f4xx_dma2d.c **** 
 552:./Library/stm32f4xx_dma2d.c **** /**
 553:./Library/stm32f4xx_dma2d.c ****   * @brief  Define the configuration of the line watermark .
 554:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_LWatermarkConfig: Line Watermark configuration.
 555:./Library/stm32f4xx_dma2d.c ****   * @retval None
 556:./Library/stm32f4xx_dma2d.c ****   */
 557:./Library/stm32f4xx_dma2d.c **** 
 558:./Library/stm32f4xx_dma2d.c **** void DMA2D_LineWatermarkConfig(uint32_t DMA2D_LWatermarkConfig)
 559:./Library/stm32f4xx_dma2d.c **** {
 998              		.loc 1 559 1 is_stmt 1 view -0
 999              		.cfi_startproc
 1000              		@ args = 0, pretend = 0, frame = 0
 1001              		@ frame_needed = 0, uses_anonymous_args = 0
 1002              		@ link register save eliminated.
 560:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 561:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_LineWatermark(DMA2D_LWatermarkConfig));
 1003              		.loc 1 561 3 view .LVU364
 562:./Library/stm32f4xx_dma2d.c **** 
 563:./Library/stm32f4xx_dma2d.c ****   /* Sets the Line watermark configuration */
 564:./Library/stm32f4xx_dma2d.c ****   DMA2D->LWR = (uint32_t)DMA2D_LWatermarkConfig;
 1004              		.loc 1 564 3 view .LVU365
 1005              		.loc 1 564 14 is_stmt 0 view .LVU366
 1006 0000 014B     		ldr	r3, .L53
 1007 0002 9864     		str	r0, [r3, #72]
 565:./Library/stm32f4xx_dma2d.c **** }
 1008              		.loc 1 565 1 view .LVU367
 1009 0004 7047     		bx	lr
 1010              	.L54:
 1011 0006 00BF     		.align	2
 1012              	.L53:
 1013 0008 00B00240 		.word	1073917952
 1014              		.cfi_endproc
ARM GAS  /tmp/cctDan5I.s 			page 29


 1015              	.LFE136:
 1017              		.section	.text.DMA2D_ITConfig,"ax",%progbits
 1018              		.align	1
 1019              		.global	DMA2D_ITConfig
 1020              		.syntax unified
 1021              		.thumb
 1022              		.thumb_func
 1024              	DMA2D_ITConfig:
 1025              	.LVL52:
 1026              	.LFB137:
 566:./Library/stm32f4xx_dma2d.c **** 
 567:./Library/stm32f4xx_dma2d.c **** /**
 568:./Library/stm32f4xx_dma2d.c ****   * @}
 569:./Library/stm32f4xx_dma2d.c ****   */
 570:./Library/stm32f4xx_dma2d.c **** 
 571:./Library/stm32f4xx_dma2d.c **** /** @defgroup DMA2D_Group2 Interrupts and flags management functions
 572:./Library/stm32f4xx_dma2d.c ****  *  @brief   Interrupts and flags management functions
 573:./Library/stm32f4xx_dma2d.c ****  *
 574:./Library/stm32f4xx_dma2d.c **** @verbatim
 575:./Library/stm32f4xx_dma2d.c ****  ===============================================================================
 576:./Library/stm32f4xx_dma2d.c ****             ##### Interrupts and flags management functions #####
 577:./Library/stm32f4xx_dma2d.c ****  ===============================================================================
 578:./Library/stm32f4xx_dma2d.c **** 
 579:./Library/stm32f4xx_dma2d.c ****     [..] This section provides functions allowing to configure the DMA2D 
 580:./Library/stm32f4xx_dma2d.c ****          Interrupts and to get the status and clear flags and Interrupts 
 581:./Library/stm32f4xx_dma2d.c ****          pending bits.
 582:./Library/stm32f4xx_dma2d.c ****     [..] The DMA2D provides 6 Interrupts sources and 6 Flags
 583:./Library/stm32f4xx_dma2d.c ****     
 584:./Library/stm32f4xx_dma2d.c ****     *** Flags ***
 585:./Library/stm32f4xx_dma2d.c ****     =============
 586:./Library/stm32f4xx_dma2d.c ****     [..]
 587:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_CE : Configuration Error Interrupt flag
 588:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_CAE: CLUT Access Error Interrupt flag
 589:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_TW:  Transfer Watermark Interrupt flag
 590:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_TC:  Transfer Complete interrupt flag
 591:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_TE:  Transfer Error interrupt flag
 592:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_CTC: CLUT Transfer Complete Interrupt flag
 593:./Library/stm32f4xx_dma2d.c ****       
 594:./Library/stm32f4xx_dma2d.c ****     *** Interrupts ***
 595:./Library/stm32f4xx_dma2d.c ****     ==================
 596:./Library/stm32f4xx_dma2d.c ****     [..]
 597:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_CE: Configuration Error Interrupt is generated when a wrong 
 598:./Library/stm32f4xx_dma2d.c ****                        configuration is detected
 599:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_CAE: CLUT Access Error Interrupt
 600:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_TW: Transfer Watermark Interrupt is generated when 
 601:./Library/stm32f4xx_dma2d.c ****                        the programmed watermark is reached 
 602:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_TE: Transfer Error interrupt is generated when the CPU trying 
 603:./Library/stm32f4xx_dma2d.c ****                        to access the CLUT while a CLUT loading or a DMA2D1 transfer 
 604:./Library/stm32f4xx_dma2d.c ****                        is on going       
 605:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_CTC: CLUT Transfer Complete Interrupt 
 606:./Library/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_TC: Transfer Complete interrupt         
 607:./Library/stm32f4xx_dma2d.c **** @endverbatim
 608:./Library/stm32f4xx_dma2d.c ****   * @{
 609:./Library/stm32f4xx_dma2d.c ****   */
 610:./Library/stm32f4xx_dma2d.c **** /**
 611:./Library/stm32f4xx_dma2d.c ****   * @brief  Enables or disables the specified DMA2D's interrupts.
 612:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_IT: specifies the DMA2D interrupts sources to be enabled or disabled.
ARM GAS  /tmp/cctDan5I.s 			page 30


 613:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be any combination of the following values:
 614:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CE:   Configuration Error Interrupt Enable.
 615:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CTC:  CLUT Transfer Complete Interrupt Enable.
 616:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CAE:  CLUT Access Error Interrupt Enable.
 617:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TW:   Transfer Watermark Interrupt Enable.
 618:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TC:   Transfer Complete interrupt enable.
 619:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TE:   Transfer Error interrupt enable.
 620:./Library/stm32f4xx_dma2d.c ****   * @param NewState: new state of the specified DMA2D interrupts.
 621:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 622:./Library/stm32f4xx_dma2d.c ****   * @retval None
 623:./Library/stm32f4xx_dma2d.c ****   */
 624:./Library/stm32f4xx_dma2d.c **** 
 625:./Library/stm32f4xx_dma2d.c **** void DMA2D_ITConfig(uint32_t DMA2D_IT, FunctionalState NewState)
 626:./Library/stm32f4xx_dma2d.c **** {
 1027              		.loc 1 626 1 is_stmt 1 view -0
 1028              		.cfi_startproc
 1029              		@ args = 0, pretend = 0, frame = 0
 1030              		@ frame_needed = 0, uses_anonymous_args = 0
 1031              		@ link register save eliminated.
 627:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 628:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_IT(DMA2D_IT));
 1032              		.loc 1 628 3 view .LVU369
 629:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1033              		.loc 1 629 3 view .LVU370
 630:./Library/stm32f4xx_dma2d.c **** 
 631:./Library/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 1034              		.loc 1 631 3 view .LVU371
 1035              		.loc 1 631 6 is_stmt 0 view .LVU372
 1036 0000 21B1     		cbz	r1, .L56
 632:./Library/stm32f4xx_dma2d.c ****   {
 633:./Library/stm32f4xx_dma2d.c ****     /* Enable the selected DMA2D interrupts */
 634:./Library/stm32f4xx_dma2d.c ****     DMA2D->CR |= DMA2D_IT;
 1037              		.loc 1 634 5 is_stmt 1 view .LVU373
 1038              		.loc 1 634 10 is_stmt 0 view .LVU374
 1039 0002 054A     		ldr	r2, .L58
 1040 0004 1368     		ldr	r3, [r2]
 1041              		.loc 1 634 15 view .LVU375
 1042 0006 0343     		orrs	r3, r3, r0
 1043 0008 1360     		str	r3, [r2]
 1044 000a 7047     		bx	lr
 1045              	.L56:
 635:./Library/stm32f4xx_dma2d.c ****   }
 636:./Library/stm32f4xx_dma2d.c ****   else
 637:./Library/stm32f4xx_dma2d.c ****   {
 638:./Library/stm32f4xx_dma2d.c ****     /* Disable the selected DMA2D interrupts */
 639:./Library/stm32f4xx_dma2d.c ****     DMA2D->CR &= (uint32_t)~DMA2D_IT;
 1046              		.loc 1 639 5 is_stmt 1 view .LVU376
 1047              		.loc 1 639 10 is_stmt 0 view .LVU377
 1048 000c 024A     		ldr	r2, .L58
 1049 000e 1368     		ldr	r3, [r2]
 1050              		.loc 1 639 15 view .LVU378
 1051 0010 23EA0003 		bic	r3, r3, r0
 1052 0014 1360     		str	r3, [r2]
 640:./Library/stm32f4xx_dma2d.c ****   }
 641:./Library/stm32f4xx_dma2d.c **** }
 1053              		.loc 1 641 1 view .LVU379
 1054 0016 7047     		bx	lr
ARM GAS  /tmp/cctDan5I.s 			page 31


 1055              	.L59:
 1056              		.align	2
 1057              	.L58:
 1058 0018 00B00240 		.word	1073917952
 1059              		.cfi_endproc
 1060              	.LFE137:
 1062              		.section	.text.DMA2D_GetFlagStatus,"ax",%progbits
 1063              		.align	1
 1064              		.global	DMA2D_GetFlagStatus
 1065              		.syntax unified
 1066              		.thumb
 1067              		.thumb_func
 1069              	DMA2D_GetFlagStatus:
 1070              	.LVL53:
 1071              	.LFB138:
 642:./Library/stm32f4xx_dma2d.c **** 
 643:./Library/stm32f4xx_dma2d.c **** /**
 644:./Library/stm32f4xx_dma2d.c ****   * @brief  Checks whether the specified DMA2D's flag is set or not.
 645:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_FLAG: specifies the flag to check.
 646:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be one of the following values:
 647:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CE:   Configuration Error Interrupt flag.
 648:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CTC:  CLUT Transfer Complete Interrupt flag.
 649:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CAE:  CLUT Access Error Interrupt flag.
 650:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TW:   Transfer Watermark Interrupt flag.
 651:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TC:   Transfer Complete interrupt flag.
 652:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TE:   Transfer Error interrupt flag.
 653:./Library/stm32f4xx_dma2d.c ****   * @retval The new state of DMA2D_FLAG (SET or RESET).
 654:./Library/stm32f4xx_dma2d.c ****   */
 655:./Library/stm32f4xx_dma2d.c **** 
 656:./Library/stm32f4xx_dma2d.c **** FlagStatus DMA2D_GetFlagStatus(uint32_t DMA2D_FLAG)
 657:./Library/stm32f4xx_dma2d.c **** {
 1072              		.loc 1 657 1 is_stmt 1 view -0
 1073              		.cfi_startproc
 1074              		@ args = 0, pretend = 0, frame = 0
 1075              		@ frame_needed = 0, uses_anonymous_args = 0
 1076              		@ link register save eliminated.
 658:./Library/stm32f4xx_dma2d.c ****   FlagStatus bitstatus = RESET;
 1077              		.loc 1 658 3 view .LVU381
 659:./Library/stm32f4xx_dma2d.c ****   
 660:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 661:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_GET_FLAG(DMA2D_FLAG));
 1078              		.loc 1 661 3 view .LVU382
 662:./Library/stm32f4xx_dma2d.c ****   
 663:./Library/stm32f4xx_dma2d.c ****   /* Check the status of the specified DMA2D flag */
 664:./Library/stm32f4xx_dma2d.c ****   if (((DMA2D->ISR) & DMA2D_FLAG) != (uint32_t)RESET)
 1079              		.loc 1 664 3 view .LVU383
 1080              		.loc 1 664 14 is_stmt 0 view .LVU384
 1081 0000 034B     		ldr	r3, .L63
 1082 0002 5B68     		ldr	r3, [r3, #4]
 1083              		.loc 1 664 6 view .LVU385
 1084 0004 0342     		tst	r3, r0
 1085 0006 01D0     		beq	.L62
 665:./Library/stm32f4xx_dma2d.c ****   {
 666:./Library/stm32f4xx_dma2d.c ****     /* DMA2D_FLAG is set */
 667:./Library/stm32f4xx_dma2d.c ****     bitstatus = SET;
 1086              		.loc 1 667 15 view .LVU386
 1087 0008 0120     		movs	r0, #1
ARM GAS  /tmp/cctDan5I.s 			page 32


 1088              	.LVL54:
 1089              		.loc 1 667 15 view .LVU387
 1090 000a 7047     		bx	lr
 1091              	.LVL55:
 1092              	.L62:
 668:./Library/stm32f4xx_dma2d.c ****   }
 669:./Library/stm32f4xx_dma2d.c ****   else
 670:./Library/stm32f4xx_dma2d.c ****   {
 671:./Library/stm32f4xx_dma2d.c ****     /* DMA2D_FLAG is reset */
 672:./Library/stm32f4xx_dma2d.c ****     bitstatus = RESET;
 1093              		.loc 1 672 15 view .LVU388
 1094 000c 0020     		movs	r0, #0
 1095              	.LVL56:
 673:./Library/stm32f4xx_dma2d.c ****   }
 674:./Library/stm32f4xx_dma2d.c ****   /* Return the DMA2D_FLAG status */
 675:./Library/stm32f4xx_dma2d.c ****   return bitstatus;
 1096              		.loc 1 675 3 is_stmt 1 view .LVU389
 676:./Library/stm32f4xx_dma2d.c **** }
 1097              		.loc 1 676 1 is_stmt 0 view .LVU390
 1098 000e 7047     		bx	lr
 1099              	.L64:
 1100              		.align	2
 1101              	.L63:
 1102 0010 00B00240 		.word	1073917952
 1103              		.cfi_endproc
 1104              	.LFE138:
 1106              		.section	.text.DMA2D_ClearFlag,"ax",%progbits
 1107              		.align	1
 1108              		.global	DMA2D_ClearFlag
 1109              		.syntax unified
 1110              		.thumb
 1111              		.thumb_func
 1113              	DMA2D_ClearFlag:
 1114              	.LVL57:
 1115              	.LFB139:
 677:./Library/stm32f4xx_dma2d.c **** 
 678:./Library/stm32f4xx_dma2d.c **** /**
 679:./Library/stm32f4xx_dma2d.c ****   * @brief  Clears the DMA2D's pending flags.
 680:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_FLAG: specifies the flag to clear.
 681:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be any combination of the following values:
 682:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CE:   Configuration Error Interrupt flag.
 683:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CTC:  CLUT Transfer Complete Interrupt flag.
 684:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CAE:  CLUT Access Error Interrupt flag.
 685:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TW:   Transfer Watermark Interrupt flag.
 686:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TC:   Transfer Complete interrupt flag.
 687:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TE:   Transfer Error interrupt flag.
 688:./Library/stm32f4xx_dma2d.c ****   * @retval None
 689:./Library/stm32f4xx_dma2d.c ****   */
 690:./Library/stm32f4xx_dma2d.c **** void DMA2D_ClearFlag(uint32_t DMA2D_FLAG)
 691:./Library/stm32f4xx_dma2d.c **** {
 1116              		.loc 1 691 1 is_stmt 1 view -0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 0
 1119              		@ frame_needed = 0, uses_anonymous_args = 0
 1120              		@ link register save eliminated.
 692:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 693:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_GET_FLAG(DMA2D_FLAG));
ARM GAS  /tmp/cctDan5I.s 			page 33


 1121              		.loc 1 693 3 view .LVU392
 694:./Library/stm32f4xx_dma2d.c ****     
 695:./Library/stm32f4xx_dma2d.c ****   /* Clear the corresponding DMA2D flag */
 696:./Library/stm32f4xx_dma2d.c ****   DMA2D->IFCR = (uint32_t)DMA2D_FLAG;
 1122              		.loc 1 696 3 view .LVU393
 1123              		.loc 1 696 15 is_stmt 0 view .LVU394
 1124 0000 014B     		ldr	r3, .L66
 1125 0002 9860     		str	r0, [r3, #8]
 697:./Library/stm32f4xx_dma2d.c **** }
 1126              		.loc 1 697 1 view .LVU395
 1127 0004 7047     		bx	lr
 1128              	.L67:
 1129 0006 00BF     		.align	2
 1130              	.L66:
 1131 0008 00B00240 		.word	1073917952
 1132              		.cfi_endproc
 1133              	.LFE139:
 1135              		.section	.text.DMA2D_GetITStatus,"ax",%progbits
 1136              		.align	1
 1137              		.global	DMA2D_GetITStatus
 1138              		.syntax unified
 1139              		.thumb
 1140              		.thumb_func
 1142              	DMA2D_GetITStatus:
 1143              	.LVL58:
 1144              	.LFB140:
 698:./Library/stm32f4xx_dma2d.c **** 
 699:./Library/stm32f4xx_dma2d.c **** /**
 700:./Library/stm32f4xx_dma2d.c ****   * @brief  Checks whether the specified DMA2D's interrupt has occurred or not.
 701:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_IT: specifies the DMA2D interrupts sources to check.
 702:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be one of the following values:
 703:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CE:   Configuration Error Interrupt Enable.
 704:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CTC:  CLUT Transfer Complete Interrupt Enable.
 705:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CAE:  CLUT Access Error Interrupt Enable.
 706:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TW:   Transfer Watermark Interrupt Enable.
 707:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TC:   Transfer Complete interrupt enable.
 708:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TE:   Transfer Error interrupt enable.
 709:./Library/stm32f4xx_dma2d.c ****   * @retval The new state of the DMA2D_IT (SET or RESET).
 710:./Library/stm32f4xx_dma2d.c ****   */
 711:./Library/stm32f4xx_dma2d.c **** ITStatus DMA2D_GetITStatus(uint32_t DMA2D_IT)
 712:./Library/stm32f4xx_dma2d.c **** {
 1145              		.loc 1 712 1 is_stmt 1 view -0
 1146              		.cfi_startproc
 1147              		@ args = 0, pretend = 0, frame = 0
 1148              		@ frame_needed = 0, uses_anonymous_args = 0
 1149              		@ link register save eliminated.
 1150              		.loc 1 712 1 is_stmt 0 view .LVU397
 1151 0000 0346     		mov	r3, r0
 713:./Library/stm32f4xx_dma2d.c ****   ITStatus bitstatus = RESET;
 1152              		.loc 1 713 3 is_stmt 1 view .LVU398
 1153              	.LVL59:
 714:./Library/stm32f4xx_dma2d.c ****   uint32_t DMA2D_IT_FLAG = DMA2D_IT >> 8;
 1154              		.loc 1 714 3 view .LVU399
 715:./Library/stm32f4xx_dma2d.c ****   
 716:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 717:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_IT(DMA2D_IT));
 1155              		.loc 1 717 3 view .LVU400
ARM GAS  /tmp/cctDan5I.s 			page 34


 718:./Library/stm32f4xx_dma2d.c **** 
 719:./Library/stm32f4xx_dma2d.c ****   if ((DMA2D->ISR & DMA2D_IT_FLAG) != (uint32_t)RESET)
 1156              		.loc 1 719 3 view .LVU401
 1157              		.loc 1 719 13 is_stmt 0 view .LVU402
 1158 0002 074A     		ldr	r2, .L73
 1159 0004 5268     		ldr	r2, [r2, #4]
 1160              		.loc 1 719 6 view .LVU403
 1161 0006 12EA1022 		ands	r2, r2, r0, lsr #8
 1162 000a 06D0     		beq	.L71
 720:./Library/stm32f4xx_dma2d.c ****   {
 721:./Library/stm32f4xx_dma2d.c ****     bitstatus = SET;
 1163              		.loc 1 721 15 view .LVU404
 1164 000c 0120     		movs	r0, #1
 1165              	.LVL60:
 1166              	.L69:
 722:./Library/stm32f4xx_dma2d.c ****   }
 723:./Library/stm32f4xx_dma2d.c ****   else
 724:./Library/stm32f4xx_dma2d.c ****   {
 725:./Library/stm32f4xx_dma2d.c ****     bitstatus = RESET;
 726:./Library/stm32f4xx_dma2d.c ****   }
 727:./Library/stm32f4xx_dma2d.c ****   
 728:./Library/stm32f4xx_dma2d.c ****   if (((DMA2D->CR & DMA2D_IT) != (uint32_t)RESET) && (bitstatus != (uint32_t)RESET))
 1167              		.loc 1 728 3 is_stmt 1 view .LVU405
 1168              		.loc 1 728 14 is_stmt 0 view .LVU406
 1169 000e 044A     		ldr	r2, .L73
 1170 0010 1268     		ldr	r2, [r2]
 1171              		.loc 1 728 6 view .LVU407
 1172 0012 1A42     		tst	r2, r3
 1173 0014 00D1     		bne	.L70
 729:./Library/stm32f4xx_dma2d.c ****   {
 730:./Library/stm32f4xx_dma2d.c ****     bitstatus = SET;
 731:./Library/stm32f4xx_dma2d.c ****   }
 732:./Library/stm32f4xx_dma2d.c ****   else
 733:./Library/stm32f4xx_dma2d.c ****   {
 734:./Library/stm32f4xx_dma2d.c ****     bitstatus = RESET;
 1174              		.loc 1 734 15 view .LVU408
 1175 0016 0020     		movs	r0, #0
 1176              	.LVL61:
 1177              	.L70:
 735:./Library/stm32f4xx_dma2d.c ****   }
 736:./Library/stm32f4xx_dma2d.c ****   return bitstatus;
 1178              		.loc 1 736 3 is_stmt 1 view .LVU409
 737:./Library/stm32f4xx_dma2d.c **** }
 1179              		.loc 1 737 1 is_stmt 0 view .LVU410
 1180 0018 7047     		bx	lr
 1181              	.LVL62:
 1182              	.L71:
 725:./Library/stm32f4xx_dma2d.c ****   }
 1183              		.loc 1 725 15 view .LVU411
 1184 001a 0020     		movs	r0, #0
 1185              	.LVL63:
 725:./Library/stm32f4xx_dma2d.c ****   }
 1186              		.loc 1 725 15 view .LVU412
 1187 001c F7E7     		b	.L69
 1188              	.L74:
 1189 001e 00BF     		.align	2
 1190              	.L73:
ARM GAS  /tmp/cctDan5I.s 			page 35


 1191 0020 00B00240 		.word	1073917952
 1192              		.cfi_endproc
 1193              	.LFE140:
 1195              		.section	.text.DMA2D_ClearITPendingBit,"ax",%progbits
 1196              		.align	1
 1197              		.global	DMA2D_ClearITPendingBit
 1198              		.syntax unified
 1199              		.thumb
 1200              		.thumb_func
 1202              	DMA2D_ClearITPendingBit:
 1203              	.LVL64:
 1204              	.LFB141:
 738:./Library/stm32f4xx_dma2d.c **** 
 739:./Library/stm32f4xx_dma2d.c **** /**
 740:./Library/stm32f4xx_dma2d.c ****   * @brief  Clears the DMA2D's interrupt pending bits.
 741:./Library/stm32f4xx_dma2d.c ****   * @param  DMA2D_IT: specifies the interrupt pending bit to clear.
 742:./Library/stm32f4xx_dma2d.c ****   *   This parameter can be any combination of the following values:
 743:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CE:   Configuration Error Interrupt.
 744:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CTC:  CLUT Transfer Complete Interrupt.
 745:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CAE:  CLUT Access Error Interrupt.
 746:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TW:   Transfer Watermark Interrupt.
 747:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TC:   Transfer Complete interrupt.
 748:./Library/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TE:   Transfer Error interrupt.
 749:./Library/stm32f4xx_dma2d.c ****   * @retval None
 750:./Library/stm32f4xx_dma2d.c ****   */
 751:./Library/stm32f4xx_dma2d.c **** void DMA2D_ClearITPendingBit(uint32_t DMA2D_IT)
 752:./Library/stm32f4xx_dma2d.c **** {
 1205              		.loc 1 752 1 is_stmt 1 view -0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209              		@ link register save eliminated.
 753:./Library/stm32f4xx_dma2d.c ****   /* Check the parameters */
 754:./Library/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_IT(DMA2D_IT));
 1210              		.loc 1 754 3 view .LVU414
 755:./Library/stm32f4xx_dma2d.c ****   DMA2D_IT = DMA2D_IT >> 8;
 1211              		.loc 1 755 3 view .LVU415
 1212              		.loc 1 755 12 is_stmt 0 view .LVU416
 1213 0000 000A     		lsrs	r0, r0, #8
 1214              	.LVL65:
 756:./Library/stm32f4xx_dma2d.c ****     
 757:./Library/stm32f4xx_dma2d.c ****   /* Clear the corresponding DMA2D Interrupt */
 758:./Library/stm32f4xx_dma2d.c ****   DMA2D->IFCR = (uint32_t)DMA2D_IT;
 1215              		.loc 1 758 3 is_stmt 1 view .LVU417
 1216              		.loc 1 758 15 is_stmt 0 view .LVU418
 1217 0002 014B     		ldr	r3, .L76
 1218 0004 9860     		str	r0, [r3, #8]
 759:./Library/stm32f4xx_dma2d.c **** }
 1219              		.loc 1 759 1 view .LVU419
 1220 0006 7047     		bx	lr
 1221              	.L77:
 1222              		.align	2
 1223              	.L76:
 1224 0008 00B00240 		.word	1073917952
 1225              		.cfi_endproc
 1226              	.LFE141:
 1228              		.text
ARM GAS  /tmp/cctDan5I.s 			page 36


 1229              	.Letext0:
 1230              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 1231              		.file 3 "./CORE/stm32f4xx.h"
 1232              		.file 4 "./Library/stm32f4xx_dma2d.h"
 1233              		.file 5 "./Library/stm32f4xx_rcc.h"
ARM GAS  /tmp/cctDan5I.s 			page 37


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_dma2d.c
     /tmp/cctDan5I.s:21     .text.DMA2D_DeInit:0000000000000000 $t
     /tmp/cctDan5I.s:27     .text.DMA2D_DeInit:0000000000000000 DMA2D_DeInit
     /tmp/cctDan5I.s:54     .text.DMA2D_Init:0000000000000000 $t
     /tmp/cctDan5I.s:60     .text.DMA2D_Init:0000000000000000 DMA2D_Init
     /tmp/cctDan5I.s:302    .text.DMA2D_Init:00000000000000b8 $d
     /tmp/cctDan5I.s:307    .text.DMA2D_StructInit:0000000000000000 $t
     /tmp/cctDan5I.s:313    .text.DMA2D_StructInit:0000000000000000 DMA2D_StructInit
     /tmp/cctDan5I.s:358    .text.DMA2D_StartTransfer:0000000000000000 $t
     /tmp/cctDan5I.s:364    .text.DMA2D_StartTransfer:0000000000000000 DMA2D_StartTransfer
     /tmp/cctDan5I.s:383    .text.DMA2D_StartTransfer:000000000000000c $d
     /tmp/cctDan5I.s:388    .text.DMA2D_AbortTransfer:0000000000000000 $t
     /tmp/cctDan5I.s:394    .text.DMA2D_AbortTransfer:0000000000000000 DMA2D_AbortTransfer
     /tmp/cctDan5I.s:413    .text.DMA2D_AbortTransfer:000000000000000c $d
     /tmp/cctDan5I.s:418    .text.DMA2D_Suspend:0000000000000000 $t
     /tmp/cctDan5I.s:424    .text.DMA2D_Suspend:0000000000000000 DMA2D_Suspend
     /tmp/cctDan5I.s:457    .text.DMA2D_Suspend:000000000000001c $d
     /tmp/cctDan5I.s:462    .text.DMA2D_FGConfig:0000000000000000 $t
     /tmp/cctDan5I.s:468    .text.DMA2D_FGConfig:0000000000000000 DMA2D_FGConfig
     /tmp/cctDan5I.s:593    .text.DMA2D_FGConfig:000000000000006c $d
     /tmp/cctDan5I.s:599    .text.DMA2D_FG_StructInit:0000000000000000 $t
     /tmp/cctDan5I.s:605    .text.DMA2D_FG_StructInit:0000000000000000 DMA2D_FG_StructInit
     /tmp/cctDan5I.s:653    .text.DMA2D_BGConfig:0000000000000000 $t
     /tmp/cctDan5I.s:659    .text.DMA2D_BGConfig:0000000000000000 DMA2D_BGConfig
     /tmp/cctDan5I.s:784    .text.DMA2D_BGConfig:000000000000006c $d
     /tmp/cctDan5I.s:790    .text.DMA2D_BG_StructInit:0000000000000000 $t
     /tmp/cctDan5I.s:796    .text.DMA2D_BG_StructInit:0000000000000000 DMA2D_BG_StructInit
     /tmp/cctDan5I.s:844    .text.DMA2D_FGStart:0000000000000000 $t
     /tmp/cctDan5I.s:850    .text.DMA2D_FGStart:0000000000000000 DMA2D_FGStart
     /tmp/cctDan5I.s:883    .text.DMA2D_FGStart:000000000000001c $d
     /tmp/cctDan5I.s:888    .text.DMA2D_BGStart:0000000000000000 $t
     /tmp/cctDan5I.s:894    .text.DMA2D_BGStart:0000000000000000 DMA2D_BGStart
     /tmp/cctDan5I.s:927    .text.DMA2D_BGStart:000000000000001c $d
     /tmp/cctDan5I.s:932    .text.DMA2D_DeadTimeConfig:0000000000000000 $t
     /tmp/cctDan5I.s:938    .text.DMA2D_DeadTimeConfig:0000000000000000 DMA2D_DeadTimeConfig
     /tmp/cctDan5I.s:984    .text.DMA2D_DeadTimeConfig:000000000000002c $d
     /tmp/cctDan5I.s:989    .text.DMA2D_LineWatermarkConfig:0000000000000000 $t
     /tmp/cctDan5I.s:995    .text.DMA2D_LineWatermarkConfig:0000000000000000 DMA2D_LineWatermarkConfig
     /tmp/cctDan5I.s:1013   .text.DMA2D_LineWatermarkConfig:0000000000000008 $d
     /tmp/cctDan5I.s:1018   .text.DMA2D_ITConfig:0000000000000000 $t
     /tmp/cctDan5I.s:1024   .text.DMA2D_ITConfig:0000000000000000 DMA2D_ITConfig
     /tmp/cctDan5I.s:1058   .text.DMA2D_ITConfig:0000000000000018 $d
     /tmp/cctDan5I.s:1063   .text.DMA2D_GetFlagStatus:0000000000000000 $t
     /tmp/cctDan5I.s:1069   .text.DMA2D_GetFlagStatus:0000000000000000 DMA2D_GetFlagStatus
     /tmp/cctDan5I.s:1102   .text.DMA2D_GetFlagStatus:0000000000000010 $d
     /tmp/cctDan5I.s:1107   .text.DMA2D_ClearFlag:0000000000000000 $t
     /tmp/cctDan5I.s:1113   .text.DMA2D_ClearFlag:0000000000000000 DMA2D_ClearFlag
     /tmp/cctDan5I.s:1131   .text.DMA2D_ClearFlag:0000000000000008 $d
     /tmp/cctDan5I.s:1136   .text.DMA2D_GetITStatus:0000000000000000 $t
     /tmp/cctDan5I.s:1142   .text.DMA2D_GetITStatus:0000000000000000 DMA2D_GetITStatus
     /tmp/cctDan5I.s:1191   .text.DMA2D_GetITStatus:0000000000000020 $d
     /tmp/cctDan5I.s:1196   .text.DMA2D_ClearITPendingBit:0000000000000000 $t
     /tmp/cctDan5I.s:1202   .text.DMA2D_ClearITPendingBit:0000000000000000 DMA2D_ClearITPendingBit
     /tmp/cctDan5I.s:1224   .text.DMA2D_ClearITPendingBit:0000000000000008 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/cctDan5I.s 			page 38


RCC_AHB1PeriphResetCmd
