<profile>

<section name = "Vivado HLS Report for 'Conv1DMac_new'" level="0">
<item name = "Date">Sat Apr 29 23:09:06 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S4_3</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.198, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">524293, 524293, 524293, 524293, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_ofmChannels_loop_neuronFold_loop_synapseFold">524291, 524291, 5, 1, 1, 524288, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 604</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 1092</column>
<column name="Memory">32, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 147</column>
<column name="Register">0, -, 380, 96</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="computeS4_3_mux_6g8j_x_U26">computeS4_3_mux_6g8j_x, 0, 0, 0, 273</column>
<column name="computeS4_3_mux_6g8j_x_U27">computeS4_3_mux_6g8j_x, 0, 0, 0, 273</column>
<column name="computeS4_3_mux_6g8j_x_U28">computeS4_3_mux_6g8j_x, 0, 0, 0, 273</column>
<column name="computeS4_3_mux_6g8j_x_U29">computeS4_3_mux_6g8j_x, 0, 0, 0, 273</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weights24_m_weights_3_U">Conv1DMac_new_weiibs, 8, 0, 0, 16384, 8, 1, 131072</column>
<column name="weights24_m_weights_2_U">Conv1DMac_new_weijbC, 8, 0, 0, 16384, 8, 1, 131072</column>
<column name="weights24_m_weights_1_U">Conv1DMac_new_weikbM, 8, 0, 0, 16384, 8, 1, 131072</column>
<column name="weights24_m_weights_s_U">Conv1DMac_new_weilbW, 8, 0, 0, 16384, 8, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_5_fu_664_p2">*, 0, 0, 41, 8, 8</column>
<column name="p_Val2_6_fu_734_p2">*, 0, 0, 41, 8, 8</column>
<column name="p_Val2_s_59_fu_594_p2">*, 0, 0, 41, 8, 8</column>
<column name="p_Val2_s_fu_524_p2">*, 0, 0, 41, 8, 8</column>
<column name="indvar_flatten_next2_fu_363_p2">+, 0, 0, 27, 1, 20</column>
<column name="indvar_flatten_op_fu_495_p2">+, 0, 0, 23, 16, 1</column>
<column name="macRegisters_0_V_fu_826_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_1_V_fu_845_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_2_V_fu_864_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_3_V_fu_883_p2">+, 0, 0, 8, 8, 8</column>
<column name="nm_1_fu_417_p2">+, 0, 0, 15, 1, 7</column>
<column name="p_Val2_7_1_fu_1180_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_2_fu_1319_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_3_fu_1458_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_fu_1041_p2">+, 0, 0, 15, 8, 8</column>
<column name="sf_1_fu_489_p2">+, 0, 0, 16, 9, 1</column>
<column name="tmp1_fu_820_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp2_fu_839_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp3_fu_858_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp4_fu_877_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_9_fu_477_p2">+, 0, 0, 21, 14, 14</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_1_fu_831_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_2_fu_850_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_3_fu_869_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_fu_812_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_8_mid_fu_411_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten2_fu_357_p2">icmp, 0, 0, 18, 20, 21</column>
<column name="exitcond_flatten_fu_369_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="tmp_19_1_fu_654_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_19_2_fu_724_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_19_3_fu_794_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_19_fu_584_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_2_fu_483_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="tmp_33_fu_405_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_34_fu_560_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_37_fu_630_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_40_fu_700_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_43_fu_770_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_5_fu_423_p2">or, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_501_p3">select, 0, 0, 16, 1, 1</column>
<column name="nm_mid2_fu_465_p3">select, 0, 0, 7, 1, 7</column>
<column name="nm_mid_fu_375_p3">select, 0, 0, 7, 1, 1</column>
<column name="nm_t_mid2_fu_457_p3">select, 0, 0, 6, 1, 6</column>
<column name="nm_t_mid_fu_391_p3">select, 0, 0, 6, 1, 1</column>
<column name="sf_mid2_fu_429_p3">select, 0, 0, 9, 1, 1</column>
<column name="tmp_6_mid2_fu_449_p3">select, 0, 0, 14, 1, 14</column>
<column name="tmp_6_mid_fu_383_p3">select, 0, 0, 14, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="not_exitcond_flatten_fu_399_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten2_reg_281">9, 2, 20, 40</column>
<column name="indvar_flatten_reg_292">9, 2, 16, 32</column>
<column name="macRegisters_0_V_2_fu_200">9, 2, 8, 16</column>
<column name="macRegisters_1_V_2_fu_204">9, 2, 8, 16</column>
<column name="macRegisters_2_V_2_fu_208">9, 2, 8, 16</column>
<column name="macRegisters_3_V_2_fu_212">9, 2, 8, 16</column>
<column name="nm_reg_303">9, 2, 7, 14</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_reg_314">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="exitcond_flatten2_reg_1501">1, 0, 1, 0</column>
<column name="indvar_flatten2_reg_281">20, 0, 20, 0</column>
<column name="indvar_flatten_reg_292">16, 0, 16, 0</column>
<column name="macRegisters_0_V_2_fu_200">8, 0, 8, 0</column>
<column name="macRegisters_1_V_2_fu_204">8, 0, 8, 0</column>
<column name="macRegisters_2_V_2_fu_208">8, 0, 8, 0</column>
<column name="macRegisters_3_V_2_fu_212">8, 0, 8, 0</column>
<column name="nm_reg_303">7, 0, 7, 0</column>
<column name="nm_t_mid2_reg_1510">6, 0, 6, 0</column>
<column name="p_Val2_1_1_reg_1577">8, 0, 8, 0</column>
<column name="p_Val2_1_2_reg_1592">8, 0, 8, 0</column>
<column name="p_Val2_1_3_reg_1607">8, 0, 8, 0</column>
<column name="p_Val2_1_reg_1562">8, 0, 8, 0</column>
<column name="p_Val2_7_1_reg_1627">8, 0, 8, 0</column>
<column name="p_Val2_7_2_reg_1632">8, 0, 8, 0</column>
<column name="p_Val2_7_3_reg_1637">8, 0, 8, 0</column>
<column name="p_Val2_7_reg_1622">8, 0, 8, 0</column>
<column name="sf_reg_314">9, 0, 9, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_19_1_reg_1587">1, 0, 1, 0</column>
<column name="tmp_19_2_reg_1602">1, 0, 1, 0</column>
<column name="tmp_19_3_reg_1617">1, 0, 1, 0</column>
<column name="tmp_19_reg_1572">1, 0, 1, 0</column>
<column name="tmp_2_reg_1528">1, 0, 1, 0</column>
<column name="tmp_54_reg_1567">1, 0, 1, 0</column>
<column name="tmp_57_reg_1582">1, 0, 1, 0</column>
<column name="tmp_60_reg_1597">1, 0, 1, 0</column>
<column name="tmp_63_reg_1612">1, 0, 1, 0</column>
<column name="tmp_9_reg_1523">14, 0, 14, 0</column>
<column name="exitcond_flatten2_reg_1501">64, 32, 1, 0</column>
<column name="nm_t_mid2_reg_1510">64, 32, 6, 0</column>
<column name="tmp_2_reg_1528">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
