<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2739_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="icmp_ln69" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2745_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="add_ln69" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_2798_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="add_ln69_1" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_2755_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="add_ln69_2" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_1_fu_2761_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="icmp_ln69_1" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2767_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="select_ln69" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="icmp_ln79" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="add_ln79" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="add_ln79_1" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="add_ln79_2" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="icmp_ln79_1" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="select_ln79" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_557_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="icmp_ln85" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_563_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="add_ln85" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_572_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="add_ln85_1" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_623_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="add_ln85_2" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_1_fu_629_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="icmp_ln85_1" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_fu_635_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="select_ln85" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_65005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" VARIABLE="icmp_ln93" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_65011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" VARIABLE="add_ln93" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_65029_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" VARIABLE="empty" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_65045_p0" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" VARIABLE="empty_45" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U213" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="19" OPTYPE="urem" PRAGMA="" RTLNAME="urem_16ns_9ns_8_20_1_U212" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="urem_ln96" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U244" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2942" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_65238_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U214" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_1" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_65422_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_1" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U215" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_2" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_65606_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_2" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U216" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_3" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_65790_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_3" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U217" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_4" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_4_fu_65974_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_4" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U218" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_5" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_5_fu_66158_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_5" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U219" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_6" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_6_fu_66342_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_6" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U220" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_7" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_7_fu_66526_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_7" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U221" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_8" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_8_fu_66710_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_8" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U222" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_9" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_9_fu_66894_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_9" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U223" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_10" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_10_fu_67078_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_10" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U224" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_11" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_11_fu_67262_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_11" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U225" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_12" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_12_fu_67446_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_12" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U226" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_13" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_13_fu_67630_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_13" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U227" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_14" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_14_fu_67814_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_14" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U228" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_15" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_15_fu_67998_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_15" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U229" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_16" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_16_fu_68182_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_16" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U230" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_17" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_17_fu_68366_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_17" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U231" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_18" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_18_fu_68550_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_18" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U232" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_19" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_19_fu_68734_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_19" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U233" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_20" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_20_fu_68918_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_20" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U234" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_21" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_21_fu_69102_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_21" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U235" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_22" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_22_fu_69286_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_22" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U236" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_23" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_23_fu_69470_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_23" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U237" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_24" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_24_fu_69654_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_24" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U238" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_25" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_25_fu_69838_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_25" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U239" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_26" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_26_fu_70022_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_26" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U240" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_27" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_27_fu_70206_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_27" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U241" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_28" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_28_fu_70390_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_28" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U242" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_29" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_29_fu_70574_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_29" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U243" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_30" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U245" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_991" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U246" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2913" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U247" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2914" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U248" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2915" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U249" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2916" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U250" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2917" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U251" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2918" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U252" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2919" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U253" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2920" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U254" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2921" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U255" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2922" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U256" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2923" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U257" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2924" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U258" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2925" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U259" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2926" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U260" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2927" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U261" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2928" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U262" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2929" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U263" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2930" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U264" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2931" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U265" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2932" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U266" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2933" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U267" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2934" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U268" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2935" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U269" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2936" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U270" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2937" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U271" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2938" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U272" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2939" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U273" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2940" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U274" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2941" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_1072_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" VARIABLE="icmp_ln99" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1078_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" VARIABLE="add_ln99" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1100_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" VARIABLE="empty" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_1110_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" VARIABLE="empty_47" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2386" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_82" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_1144_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="add_ln102" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U2387" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="mul_ln102" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_1179_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="add_ln102_1" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U2388" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="mul_ln102_1" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_1214_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="add_ln102_2" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U2389" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="mul_ln102_2" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_1249_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="add_ln102_3" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U2390" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="mul_ln102_3" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2391" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_29" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2392" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_79" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2393" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_80" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2394" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_81" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_11220_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="icmp_ln107" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_11226_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="add_ln107" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_11238_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109" VARIABLE="icmp_ln109" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_11244_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="select_ln107" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_11252_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="add_ln107_1" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_1_fu_11258_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="select_ln107_1" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_32172_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="first_iter_0" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_32177_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="empty" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2484" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_s" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2485" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_1" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2486" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_2" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2487" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_3" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2488" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_4" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2489" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_5" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2490" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_6" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2491" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_7" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2492" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_8" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2493" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_9" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2494" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_10" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2495" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_11" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2496" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_12" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2497" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_13" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2498" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_14" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2499" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_15" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2500" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_16" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2501" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_17" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2502" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_18" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2503" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_19" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2504" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_20" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2505" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_21" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2506" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_22" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2507" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_23" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2508" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_24" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2509" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_25" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2510" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_26" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2511" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_27" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2512" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_28" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2513" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_29" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2514" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_30" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2515" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_31" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2516" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_32" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2517" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_33" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2518" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_34" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2519" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_35" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2520" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_36" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2521" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_37" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2522" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_38" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2523" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_39" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2524" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_40" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2525" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_41" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2526" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_42" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2527" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_43" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2528" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_44" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2529" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_45" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2530" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_46" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2531" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_47" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2532" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_48" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2533" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_49" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2534" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_50" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2535" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_51" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2536" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_52" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2537" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_53" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2538" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_54" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2539" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_55" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2540" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_56" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2541" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_57" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2542" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_58" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2543" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_59" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2544" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_60" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2545" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_61" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2546" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_62" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2547" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_63" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2548" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_64" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2549" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_65" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2550" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_66" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2551" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_67" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2552" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_68" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2553" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_69" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2554" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_70" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2555" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_71" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2556" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_72" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2557" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_73" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2558" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_74" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2559" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_75" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2560" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_76" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2561" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_77" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2562" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_78" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2563" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_79" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2564" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_80" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2565" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_81" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2566" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_82" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2567" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_83" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2568" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_84" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2569" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_85" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2570" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_86" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2571" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_87" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2572" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_88" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2573" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_89" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2574" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_90" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2575" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_91" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2576" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_92" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2577" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_93" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2578" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_94" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2579" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_95" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2580" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_96" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2581" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_97" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2582" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_98" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2583" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_99" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2584" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_100" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2585" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_101" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2586" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_102" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2587" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_103" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2588" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_104" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2589" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_105" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2590" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_106" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2591" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_107" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2592" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_108" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2593" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_109" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2594" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_110" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2595" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_111" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2596" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_112" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2597" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_113" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2598" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_114" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2599" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_115" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2600" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_116" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2601" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_117" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2602" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_118" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2603" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_119" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2604" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_120" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2605" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_121" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2606" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_122" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2607" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_123" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2608" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_124" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2609" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_125" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2610" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_126" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2611" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_127" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2612" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_128" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2613" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_129" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2614" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_130" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2615" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_131" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2616" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_132" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2617" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_133" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2618" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_134" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2619" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_135" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2620" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_136" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2621" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_137" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2622" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_138" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2623" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_139" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2624" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_140" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2625" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_141" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2626" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_142" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2627" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_143" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2628" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_144" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2629" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_145" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2630" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_146" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2631" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_147" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2632" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_148" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2633" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_149" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2634" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_150" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2635" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_151" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2636" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_152" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2637" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_153" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2638" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_154" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2639" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_155" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2640" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_156" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2641" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_157" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2642" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_158" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2643" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_159" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2644" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_160" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2645" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_161" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2646" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_162" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2647" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_163" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2648" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_164" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2649" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_165" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2650" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_166" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2651" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_167" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2652" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_168" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2653" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_169" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2654" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_170" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2655" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_171" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2656" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_172" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2657" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_173" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2658" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_174" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2659" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_175" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2660" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_176" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2661" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_177" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2662" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_178" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2663" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_179" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln129_1_fu_32321_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" VARIABLE="icmp_ln129_1" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_32326_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" VARIABLE="add_ln129" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_180_fu_32338_p56" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" VARIABLE="select_ln129" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2664" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" VARIABLE="tmp_180" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_32156_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109" VARIABLE="add_ln109" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_1_fu_32161_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109" VARIABLE="icmp_ln109_1" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln136_fu_733_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="icmp_ln136" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_739_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="add_ln136" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_fu_805_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_1_fu_811_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_1" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_fu_817_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_823_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_2_fu_855_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_2" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_3_fu_861_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_3" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_1_fu_867_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_1" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_1_fu_873_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_1" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_4_fu_905_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_4" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_5_fu_911_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_5" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_2_fu_917_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_2" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_2_fu_923_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_2" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_6_fu_955_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_6" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_7_fu_961_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_7" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_3_fu_967_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_3" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_3_fu_973_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_3" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_8_fu_1005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_8" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_9_fu_1011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_9" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_4_fu_1017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_4" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_4_fu_1023_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_4" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_10_fu_1055_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_10" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_11_fu_1061_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_11" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_5_fu_1067_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_5" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_5_fu_1073_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_5" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_12_fu_1105_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_12" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_13_fu_1111_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_13" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_6_fu_1117_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_6" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_6_fu_1123_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_6" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_14_fu_1155_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_14" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_15_fu_1161_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_15" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_7_fu_1167_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_7" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_7_fu_1173_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_7" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_16_fu_1205_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_16" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_17_fu_1211_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_17" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_8_fu_1217_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_8" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_8_fu_1223_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_8" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_18_fu_1255_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_18" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_19_fu_1261_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_19" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_9_fu_1267_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_9" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_9_fu_1273_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_9" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_20_fu_1305_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_20" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_21_fu_1311_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_21" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_10_fu_1317_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_10" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_10_fu_1323_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_10" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_22_fu_1355_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_22" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_23_fu_1361_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_23" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_11_fu_1367_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_11" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_11_fu_1373_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_11" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_24_fu_1405_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_24" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_25_fu_1411_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_25" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_12_fu_1417_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_12" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_12_fu_1423_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_12" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_26_fu_1455_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_26" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_27_fu_1461_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_27" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_13_fu_1467_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_13" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_13_fu_1473_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_13" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_28_fu_1505_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_28" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_29_fu_1511_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_29" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_14_fu_1517_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_14" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_14_fu_1523_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_14" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_30_fu_1555_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_30" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_31_fu_1561_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_31" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_15_fu_1567_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_15" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_15_fu_1573_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_15" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_32_fu_1605_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_32" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_33_fu_1611_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_33" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_16_fu_1617_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_16" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_16_fu_1623_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_16" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_34_fu_1655_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_34" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_35_fu_1661_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_35" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_17_fu_1667_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_17" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_17_fu_1673_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_17" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_36_fu_1705_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_36" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_37_fu_1711_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_37" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_18_fu_1717_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_18" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_18_fu_1723_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_18" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_38_fu_1755_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_38" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_39_fu_1761_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_39" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_19_fu_1767_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_19" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_19_fu_1773_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_19" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_40_fu_1805_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_40" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_41_fu_1811_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_41" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_20_fu_1817_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_20" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_20_fu_1823_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_20" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_42_fu_1855_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_42" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_43_fu_1861_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_43" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_21_fu_1867_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_21" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_21_fu_1873_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_21" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_44_fu_1905_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_44" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_45_fu_1911_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_45" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_22_fu_1917_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_22" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_22_fu_1923_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_22" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_46_fu_1955_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_46" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_47_fu_1961_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_47" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_23_fu_1967_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_23" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_23_fu_1973_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_23" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_48_fu_2005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_48" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_49_fu_2011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_49" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_24_fu_2017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_24" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_24_fu_2023_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_24" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_50_fu_2055_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_50" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_51_fu_2061_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_51" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_25_fu_2067_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_25" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_25_fu_2073_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_25" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_52_fu_2104_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_52" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_53_fu_2110_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_53" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_26_fu_2116_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_26" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_26_fu_2122_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_26" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_fu_829_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_1_fu_879_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_1" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_2_fu_929_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_2" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_3_fu_979_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_3" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_4_fu_1029_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_4" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_5_fu_1079_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_5" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_6_fu_1129_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_6" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_7_fu_1179_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_7" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_8_fu_1229_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_8" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_9_fu_1279_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_9" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_10_fu_1329_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_10" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_11_fu_1379_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_11" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_12_fu_1429_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_12" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_13_fu_1479_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_13" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_14_fu_1529_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_14" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_15_fu_1579_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_15" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_16_fu_1629_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_16" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_17_fu_1679_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_17" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_18_fu_1729_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_18" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_19_fu_1779_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_19" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_20_fu_1829_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_20" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_21_fu_1879_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_21" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_22_fu_1929_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_22" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_23_fu_1979_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_23" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_24_fu_2029_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_24" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_25_fu_2079_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_25" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_26_fu_2128_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="select_ln136_26" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_fu_2739_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="icmp_ln156" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_2745_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="add_ln156" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_1_fu_2798_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="add_ln156_1" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_2_fu_2755_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="add_ln156_2" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_1_fu_2761_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="icmp_ln156_1" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_fu_2767_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="select_ln156" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln167_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="icmp_ln167" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="add_ln167" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="add_ln167_1" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="add_ln167_2" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln167_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="icmp_ln167_1" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln167_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="select_ln167" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_fu_557_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="icmp_ln173" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_563_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="add_ln173" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_572_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="add_ln173_1" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_623_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="add_ln173_2" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_1_fu_629_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="icmp_ln173_1" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln173_fu_635_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="select_ln173" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_fu_65005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" VARIABLE="icmp_ln179" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_65011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" VARIABLE="add_ln179" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_65029_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" VARIABLE="empty" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_65045_p0" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" VARIABLE="empty_44" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3924" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="19" OPTYPE="urem" PRAGMA="" RTLNAME="urem_16ns_9ns_8_20_1_U3923" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="urem_ln182" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3955" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_991" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_65238_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3925" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_1" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_1_fu_65422_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_1" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3926" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_2" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_2_fu_65606_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_2" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3927" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_3" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_3_fu_65790_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_3" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3928" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_4" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_4_fu_65974_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_4" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3929" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_5" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_5_fu_66158_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_5" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3930" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_6" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_6_fu_66342_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_6" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3931" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_7" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_7_fu_66526_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_7" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3932" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_8" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_8_fu_66710_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_8" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3933" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_9" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_9_fu_66894_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_9" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3934" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_10" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_10_fu_67078_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_10" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3935" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_11" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_11_fu_67262_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_11" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3936" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_12" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_12_fu_67446_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_12" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3937" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_13" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_13_fu_67630_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_13" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3938" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_14" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_14_fu_67814_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_14" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3939" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_15" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_15_fu_67998_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_15" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3940" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_16" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_16_fu_68182_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_16" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3941" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_17" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_17_fu_68366_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_17" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3942" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_18" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_18_fu_68550_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_18" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3943" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_19" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_19_fu_68734_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_19" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3944" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_20" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_20_fu_68918_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_20" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3945" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_21" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_21_fu_69102_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_21" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3946" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_22" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_22_fu_69286_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_22" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3947" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_23" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_23_fu_69470_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_23" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3948" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_24" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_24_fu_69654_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_24" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3949" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_25" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_25_fu_69838_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_25" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3950" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_26" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_26_fu_70022_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_26" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3951" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_27" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_27_fu_70206_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_27" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3952" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_28" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_28_fu_70390_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_28" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3953" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_29" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_29_fu_70574_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_29" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3954" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_30" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3956" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_961" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3957" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_962" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3958" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_963" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3959" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_964" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3960" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_965" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3961" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_966" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3962" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_967" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3963" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_968" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3964" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_969" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3965" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_970" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3966" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_971" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3967" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_972" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3968" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_973" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3969" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_974" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3970" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_975" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3971" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_976" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3972" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_977" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3973" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_978" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3974" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_979" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3975" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_980" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3976" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_981" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3977" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_982" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3978" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_983" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3979" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_984" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3980" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_985" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3981" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_986" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3982" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_987" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3983" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_988" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3984" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_989" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3985" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_990" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln186_fu_1072_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" VARIABLE="icmp_ln186" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_1078_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" VARIABLE="add_ln186" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1100_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" VARIABLE="empty" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_1110_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" VARIABLE="empty_46" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6064" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_29" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_1144_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="add_ln189" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U6065" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="mul_ln189" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_1179_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="add_ln189_1" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U6066" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="mul_ln189_1" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_2_fu_1214_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="add_ln189_2" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U6067" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="mul_ln189_2" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_3_fu_1249_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="add_ln189_3" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U6068" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="mul_ln189_3" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6069" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_25" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6070" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_26" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6071" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_27" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6072" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_28" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln194_fu_11220_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="icmp_ln194" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_11226_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="add_ln194" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln196_fu_11238_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196" VARIABLE="icmp_ln196" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_fu_11244_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="select_ln194" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_1_fu_11252_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="add_ln194_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_1_fu_11258_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="select_ln194_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_32172_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="first_iter_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_32177_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="empty" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6160" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6161" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_s" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6162" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_107" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6163" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_108" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6164" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_109" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6165" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_110" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6166" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_111" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6167" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_112" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6168" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_113" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6169" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_114" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6170" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_115" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6171" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_116" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6172" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_117" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6173" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_118" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6174" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_119" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6175" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_120" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6176" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_121" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6177" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_122" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6178" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_123" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6179" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_124" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6180" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_125" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6181" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_126" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6182" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_127" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6183" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_128" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6184" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_129" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6185" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_130" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6186" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_131" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6187" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_132" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6188" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_133" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6189" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_134" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6190" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_135" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6191" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_136" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6192" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_137" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6193" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_138" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6194" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_139" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6195" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_140" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6196" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_141" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6197" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_142" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6198" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_143" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6199" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_144" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6200" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_145" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6201" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_146" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6202" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_147" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6203" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_148" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6204" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_149" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6205" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_150" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6206" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_151" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6207" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_152" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6208" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_153" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6209" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_154" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6210" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_155" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6211" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_156" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6212" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_157" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6213" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_158" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6214" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_159" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6215" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_160" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6216" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_161" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6217" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_162" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6218" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_163" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6219" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_164" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6220" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_165" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6221" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_166" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6222" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_167" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6223" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_168" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6224" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_169" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6225" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_170" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6226" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_171" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6227" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_172" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6228" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_173" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6229" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_174" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6230" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_175" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6231" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_176" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6232" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_177" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6233" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_178" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6234" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_179" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6235" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_180" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6236" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_181" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6237" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_182" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6238" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_183" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6239" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_184" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6240" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_185" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6241" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_186" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6242" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_187" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6243" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_188" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6244" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_189" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6245" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_190" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6246" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_191" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6247" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_192" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6248" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_193" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6249" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_194" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6250" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_195" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6251" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_196" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6252" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_197" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6253" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_198" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6254" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_199" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6255" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_200" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6256" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_201" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6257" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_202" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6258" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_203" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6259" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_204" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6260" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_205" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6261" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_206" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6262" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_207" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6263" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_208" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6264" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_209" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6265" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_210" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6266" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_211" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6267" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_212" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6268" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_213" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6269" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_214" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6270" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_215" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6271" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_216" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6272" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_217" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6273" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_218" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6274" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_219" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6275" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_220" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6276" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_221" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6277" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_222" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6278" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_223" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6279" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_224" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6280" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_225" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6281" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_226" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6282" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_227" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6283" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_228" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6284" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_229" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6285" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_230" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6286" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_231" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6287" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_232" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6288" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_233" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6289" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_234" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6290" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_235" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6291" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_236" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6292" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_237" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6293" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_238" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6294" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_239" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6295" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_240" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6296" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_241" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6297" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_242" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6298" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_243" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6299" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_244" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6300" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_245" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6301" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_246" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6302" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_247" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6303" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_248" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6304" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_249" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6305" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_250" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6306" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_251" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6307" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_252" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6308" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_253" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6309" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_254" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6310" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_255" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6311" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_256" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6312" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_257" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6313" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_258" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6314" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_259" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6315" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_260" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6316" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_261" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6317" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_262" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6318" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_263" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6319" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_264" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6320" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_265" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6321" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_266" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6322" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_267" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6323" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_268" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6324" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_269" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6325" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_270" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6326" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_271" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6327" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_272" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6328" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_273" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6329" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_274" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6330" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_275" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6331" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_276" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6332" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_277" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6333" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_278" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6334" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_279" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6335" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_280" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6336" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_281" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6337" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_282" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6338" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_283" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6339" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_284" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln216_1_fu_32321_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" VARIABLE="icmp_ln216_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_32326_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" VARIABLE="add_ln216" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_285_fu_32338_p56" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" VARIABLE="select_ln216" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6340" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" VARIABLE="tmp_285" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_32156_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196" VARIABLE="add_ln196" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln196_1_fu_32161_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196" VARIABLE="icmp_ln196_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln221_fu_733_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="icmp_ln221" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_739_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="add_ln221" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_fu_805_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_1_fu_811_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_1" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_fu_817_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_fu_823_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_2_fu_855_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_2" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_3_fu_861_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_3" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_1_fu_867_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_1" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_1_fu_873_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_1" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_4_fu_905_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_4" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_5_fu_911_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_5" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_2_fu_917_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_2" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_2_fu_923_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_2" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_6_fu_955_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_6" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_7_fu_961_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_7" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_3_fu_967_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_3" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_3_fu_973_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_3" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_8_fu_1005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_8" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_9_fu_1011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_9" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_4_fu_1017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_4" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_4_fu_1023_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_4" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_10_fu_1055_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_10" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_11_fu_1061_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_11" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_5_fu_1067_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_5" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_5_fu_1073_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_5" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_12_fu_1105_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_12" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_13_fu_1111_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_13" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_6_fu_1117_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_6" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_6_fu_1123_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_6" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_14_fu_1155_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_14" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_15_fu_1161_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_15" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_7_fu_1167_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_7" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_7_fu_1173_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_7" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_16_fu_1205_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_16" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_17_fu_1211_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_17" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_8_fu_1217_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_8" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_8_fu_1223_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_8" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_18_fu_1255_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_18" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_19_fu_1261_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_19" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_9_fu_1267_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_9" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_9_fu_1273_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_9" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_20_fu_1305_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_20" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_21_fu_1311_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_21" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_10_fu_1317_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_10" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_10_fu_1323_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_10" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_22_fu_1355_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_22" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_23_fu_1361_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_23" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_11_fu_1367_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_11" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_11_fu_1373_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_11" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_24_fu_1405_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_24" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_25_fu_1411_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_25" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_12_fu_1417_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_12" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_12_fu_1423_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_12" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_26_fu_1455_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_26" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_27_fu_1461_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_27" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_13_fu_1467_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_13" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_13_fu_1473_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_13" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_28_fu_1505_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_28" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_29_fu_1511_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_29" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_14_fu_1517_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_14" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_14_fu_1523_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_14" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_30_fu_1555_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_30" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_31_fu_1561_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_31" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_15_fu_1567_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_15" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_15_fu_1573_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_15" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_32_fu_1605_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_32" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_33_fu_1611_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_33" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_16_fu_1617_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_16" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_16_fu_1623_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_16" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_34_fu_1655_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_34" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_35_fu_1661_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_35" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_17_fu_1667_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_17" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_17_fu_1673_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_17" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_36_fu_1705_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_36" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_37_fu_1711_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_37" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_18_fu_1717_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_18" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_18_fu_1723_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_18" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_38_fu_1755_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_38" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_39_fu_1761_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_39" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_19_fu_1767_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_19" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_19_fu_1773_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_19" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_40_fu_1805_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_40" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_41_fu_1811_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_41" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_20_fu_1817_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_20" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_20_fu_1823_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_20" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_42_fu_1855_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_42" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_43_fu_1861_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_43" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_21_fu_1867_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_21" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_21_fu_1873_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_21" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_44_fu_1905_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_44" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_45_fu_1911_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_45" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_22_fu_1917_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_22" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_22_fu_1923_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_22" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_46_fu_1955_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_46" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_47_fu_1961_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_47" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_23_fu_1967_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_23" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_23_fu_1973_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_23" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_48_fu_2005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_48" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_49_fu_2011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_49" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_24_fu_2017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_24" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_24_fu_2023_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_24" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_50_fu_2055_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_50" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_51_fu_2061_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_51" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_25_fu_2067_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_25" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_25_fu_2073_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_25" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_52_fu_2104_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_52" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_53_fu_2110_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_53" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_26_fu_2116_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_26" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_26_fu_2122_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_26" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_fu_829_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_1_fu_879_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_1" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_2_fu_929_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_2" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_3_fu_979_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_3" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_4_fu_1029_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_4" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_5_fu_1079_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_5" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_6_fu_1129_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_6" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_7_fu_1179_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_7" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_8_fu_1229_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_8" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_9_fu_1279_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_9" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_10_fu_1329_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_10" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_11_fu_1379_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_11" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_12_fu_1429_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_12" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_13_fu_1479_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_13" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_14_fu_1529_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_14" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_15_fu_1579_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_15" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_16_fu_1629_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_16" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_17_fu_1679_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_17" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_18_fu_1729_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_18" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_19_fu_1779_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_19" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_20_fu_1829_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_20" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_21_fu_1879_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_21" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_22_fu_1929_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_22" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_23_fu_1979_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_23" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_24_fu_2029_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_24" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_25_fu_2079_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_25" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_26_fu_2128_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="select_ln221_26" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_1" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_2" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_3" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_4" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_5" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_6" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_7" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_8" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_9" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_10" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_11" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_12" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_13" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_14" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_15" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_16" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_17" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_18" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_19" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_20" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_21" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_22" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_23" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_24" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_25_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_25" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_26_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_26" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_27_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_27" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_28_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_28" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_29_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_29" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_30_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_30" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_31_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_31" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_32_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_32" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_33_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_33" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_34_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_34" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_35_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_35" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_36_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_36" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_37_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_37" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_38_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_38" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_39_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_39" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_40_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_40" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_41_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_41" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_42_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_42" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_43_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_43" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_44_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_44" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_45_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_45" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_46_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_46" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_47_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_47" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_48_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_48" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_49_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_49" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_50_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_50" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_51_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_51" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_52_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_52" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_53_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_53" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_54_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_54" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_55_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_55" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_56_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_56" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_57_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_57" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_58_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_58" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_59_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_59" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_60_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_60" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_61_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_61" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_62_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_62" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_63_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_63" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_64_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_64" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_65_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_65" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_66_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_66" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_67_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_67" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_68_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_68" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_69_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_69" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_70_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_70" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_71_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_71" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_72_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_72" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_73_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_73" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_74_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_74" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_75_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_75" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_76_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_76" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_77_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_77" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_78_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_78" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_79_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_79" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_80_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_80" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_81_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_81" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_82_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_82" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_83_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_83" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_84_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_84" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_85_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_85" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_86_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_86" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_87_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_87" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_88_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_88" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_89_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_89" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_90_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_90" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_91_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_91" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_92_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_92" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_93_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_93" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_94_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_94" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_95_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_95" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_96_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_96" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_97_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_97" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_98_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_98" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_99_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_99" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_100_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_100" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_101_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_101" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_102_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_102" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_103_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_103" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_104_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_104" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_105_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_105" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_106_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_106" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_107_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_107" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_108_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_108" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_109_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_109" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_110_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_110" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_111_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_111" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_112_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_112" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_113_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_113" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_114_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_114" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_115_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_115" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_116_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_116" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_117_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_117" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_118_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_118" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_119_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_119" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_120_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_120" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_121_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_121" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_122_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_122" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_123_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_123" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_124_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_124" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_125_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_125" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_126_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_126" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_127_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_127" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_128_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_128" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_129_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_129" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_130_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_130" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_131_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_131" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_132_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_132" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_133_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_133" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_134_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_134" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_135_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_135" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_136_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_136" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_137_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_137" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_138_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_138" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_139_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_139" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_140_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_140" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_141_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_141" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_142_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_142" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_143_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_143" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_144_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_144" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_145_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_145" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_146_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_146" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_147_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_147" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_148_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_148" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_149_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_149" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_150_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_150" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_151_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_151" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_152_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_152" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_153_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_153" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_154_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_154" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_1" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_2" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_3" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_4" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_5" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_6" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_7" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_8" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_9" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_10" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_11" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_12" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_13" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_14" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_15" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_16" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_17" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_18" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_19" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_20" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_21" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_22" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_23" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_24" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_1_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_1" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_2_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_2" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_3_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_3" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_4_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_4" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_5_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_5" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_6_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_6" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_7_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_7" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_8_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_8" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_9_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_9" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_10_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_10" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_11_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_11" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_12_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_12" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_13_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_13" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_14_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_14" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_15_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_15" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_16_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_16" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_17_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_17" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_18_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_18" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_19_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_19" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_20_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_20" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_21_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_21" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_22_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_22" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_23_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_23" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_24_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_24" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_25_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_25" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_26_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_26" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_27965_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" VARIABLE="add_ln76_1" MODULE="conv2" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_27971_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" VARIABLE="icmp_ln76" MODULE="conv2" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_27977_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" VARIABLE="add_ln76" MODULE="conv2" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_27987_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" VARIABLE="empty_49" MODULE="conv2" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_32982_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" VARIABLE="add_ln91_1" MODULE="conv2" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_32988_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" VARIABLE="add_ln91_2" MODULE="conv2" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_32994_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" VARIABLE="icmp_ln91" MODULE="conv2" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_33000_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" VARIABLE="add_ln91" MODULE="conv2" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_33030_p2" SOURCE="" VARIABLE="empty_52" MODULE="conv2" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_28002_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="add_ln156" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_28017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" VARIABLE="add_ln164" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_2_fu_41972_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" VARIABLE="add_ln164_2" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln164_fu_41978_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" VARIABLE="icmp_ln164" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_41984_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" VARIABLE="tmp1" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_41994_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" VARIABLE="empty_57" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_42019_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" VARIABLE="add_ln177_1" MODULE="conv2" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_2_fu_42025_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" VARIABLE="add_ln177_2" MODULE="conv2" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln177_fu_42031_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" VARIABLE="icmp_ln177" MODULE="conv2" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_42037_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" VARIABLE="add_ln177" MODULE="conv2" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_42067_p2" SOURCE="" VARIABLE="empty_60" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_42092_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" VARIABLE="add_ln164_1" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="conv2" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="conv2" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem0" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
