

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4'
================================================================
* Date:           Mon Nov 17 11:04:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   230403|   230403|  2.304 ms|  2.304 ms|  230403|  230403|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_537_3_VITIS_LOOP_538_4  |   230401|   230401|         5|          3|          3|  76800|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    225|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|     116|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     116|    299|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln537_fu_181_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln540_1_fu_273_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln540_fu_264_p2       |         +|   0|  0|  17|          17|          17|
    |x_1_fu_221_p2             |         +|   0|  0|  14|           9|           1|
    |y_2_fu_193_p2             |         +|   0|  0|  15|           8|           1|
    |icmp_ln537_fu_175_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln538_fu_199_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln541_fu_284_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln542_fu_298_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln543_fu_303_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln544_fu_308_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln545_fu_313_p2      |      icmp|   0|  0|  15|           8|           8|
    |select_ln537_1_fu_213_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln537_fu_205_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 225|         147|         109|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |indvar_flatten6_fu_72    |   9|          2|   17|         34|
    |x_fu_64                  |   9|          2|    9|         18|
    |y_fu_68                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  74|         16|   38|         78|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |icmp_ln537_reg_339                    |   1|   0|    1|          0|
    |icmp_ln541_reg_367                    |   1|   0|    1|          0|
    |icmp_ln542_reg_395                    |   1|   0|    1|          0|
    |icmp_ln543_reg_399                    |   1|   0|    1|          0|
    |icmp_ln544_reg_403                    |   1|   0|    1|          0|
    |icmp_ln545_reg_407                    |   1|   0|    1|          0|
    |indvar_flatten6_fu_72                 |  17|   0|   17|          0|
    |max_x_addr_reg_377                    |   9|   0|    9|          0|
    |max_y_addr_reg_389                    |   9|   0|    9|          0|
    |min_x_addr_reg_371                    |   9|   0|    9|          0|
    |min_y_addr_reg_383                    |   9|   0|    9|          0|
    |select_ln537_1_reg_352                |   8|   0|    8|          0|
    |select_ln537_1_reg_352_pp0_iter1_reg  |   8|   0|    8|          0|
    |select_ln537_reg_343                  |   9|   0|    9|          0|
    |select_ln537_reg_343_pp0_iter1_reg    |   9|   0|    9|          0|
    |x_fu_64                               |   9|   0|    9|          0|
    |y_fu_68                               |   8|   0|    8|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 116|   0|  116|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4|  return value|
|label_map_address0  |  out|   17|   ap_memory|                                                                   label_map|         array|
|label_map_ce0       |  out|    1|   ap_memory|                                                                   label_map|         array|
|label_map_q0        |   in|   16|   ap_memory|                                                                   label_map|         array|
|max_y_address0      |  out|    9|   ap_memory|                                                                       max_y|         array|
|max_y_ce0           |  out|    1|   ap_memory|                                                                       max_y|         array|
|max_y_q0            |   in|    8|   ap_memory|                                                                       max_y|         array|
|max_y_address1      |  out|    9|   ap_memory|                                                                       max_y|         array|
|max_y_ce1           |  out|    1|   ap_memory|                                                                       max_y|         array|
|max_y_we1           |  out|    1|   ap_memory|                                                                       max_y|         array|
|max_y_d1            |  out|    8|   ap_memory|                                                                       max_y|         array|
|min_y_address0      |  out|    9|   ap_memory|                                                                       min_y|         array|
|min_y_ce0           |  out|    1|   ap_memory|                                                                       min_y|         array|
|min_y_q0            |   in|    8|   ap_memory|                                                                       min_y|         array|
|min_y_address1      |  out|    9|   ap_memory|                                                                       min_y|         array|
|min_y_ce1           |  out|    1|   ap_memory|                                                                       min_y|         array|
|min_y_we1           |  out|    1|   ap_memory|                                                                       min_y|         array|
|min_y_d1            |  out|    8|   ap_memory|                                                                       min_y|         array|
|max_x_address0      |  out|    9|   ap_memory|                                                                       max_x|         array|
|max_x_ce0           |  out|    1|   ap_memory|                                                                       max_x|         array|
|max_x_q0            |   in|    9|   ap_memory|                                                                       max_x|         array|
|max_x_address1      |  out|    9|   ap_memory|                                                                       max_x|         array|
|max_x_ce1           |  out|    1|   ap_memory|                                                                       max_x|         array|
|max_x_we1           |  out|    1|   ap_memory|                                                                       max_x|         array|
|max_x_d1            |  out|    9|   ap_memory|                                                                       max_x|         array|
|min_x_address0      |  out|    9|   ap_memory|                                                                       min_x|         array|
|min_x_ce0           |  out|    1|   ap_memory|                                                                       min_x|         array|
|min_x_q0            |   in|    9|   ap_memory|                                                                       min_x|         array|
|min_x_address1      |  out|    9|   ap_memory|                                                                       min_x|         array|
|min_x_ce1           |  out|    1|   ap_memory|                                                                       min_x|         array|
|min_x_we1           |  out|    1|   ap_memory|                                                                       min_x|         array|
|min_x_d1            |  out|    9|   ap_memory|                                                                       min_x|         array|
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

