--
--	Conversion of EZtimer.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Dec 09 09:39:21 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \BLE:Net_15\ : bit;
SIGNAL \BLE:Net_53\ : bit;
SIGNAL Net_9 : bit;
SIGNAL \BLE:Net_55\ : bit;
SIGNAL Net_459 : bit;
SIGNAL Net_1492 : bit;
SIGNAL \PWMbeep:PWMUDB:km_run\ : bit;
SIGNAL \PWMbeep:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWMbeep:Net_68\ : bit;
SIGNAL one : bit;
SIGNAL \PWMbeep:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \PWMbeep:PWMUDB:control_7\ : bit;
SIGNAL \PWMbeep:PWMUDB:control_6\ : bit;
SIGNAL \PWMbeep:PWMUDB:control_5\ : bit;
SIGNAL \PWMbeep:PWMUDB:control_4\ : bit;
SIGNAL \PWMbeep:PWMUDB:control_3\ : bit;
SIGNAL \PWMbeep:PWMUDB:control_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:control_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:control_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMbeep:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMbeep:Net_180\ : bit;
SIGNAL \PWMbeep:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMbeep:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMbeep:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMbeep:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMbeep:PWMUDB:trig_last\ : bit;
SIGNAL \PWMbeep:Net_178\ : bit;
SIGNAL \PWMbeep:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMbeep:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMbeep:PWMUDB:trig_out\ : bit;
SIGNAL \PWMbeep:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMbeep:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWMbeep:Net_186\ : bit;
SIGNAL \PWMbeep:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMbeep:PWMUDB:final_enable\ : bit;
SIGNAL \PWMbeep:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMbeep:PWMUDB:tc_i\ : bit;
SIGNAL \PWMbeep:Net_179\ : bit;
SIGNAL \PWMbeep:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMbeep:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMbeep:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMbeep:PWMUDB:km_tc\ : bit;
SIGNAL \PWMbeep:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMbeep:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMbeep:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMbeep:PWMUDB:min_kill\ : bit;
SIGNAL \PWMbeep:PWMUDB:final_kill\ : bit;
SIGNAL \PWMbeep:PWMUDB:db_tc\ : bit;
SIGNAL \PWMbeep:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMbeep:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMbeep:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMbeep:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMbeep:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMbeep:PWMUDB:status_6\ : bit;
SIGNAL \PWMbeep:PWMUDB:status_5\ : bit;
SIGNAL \PWMbeep:PWMUDB:status_4\ : bit;
SIGNAL \PWMbeep:PWMUDB:status_3\ : bit;
SIGNAL \PWMbeep:PWMUDB:status_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:status_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:status_0\ : bit;
SIGNAL Net_2178 : bit;
SIGNAL \PWMbeep:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp1\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp2\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMbeep:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMbeep:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMbeep:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMbeep:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMbeep:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:final_capture\ : bit;
SIGNAL \PWMbeep:PWMUDB:nc2\ : bit;
SIGNAL \PWMbeep:PWMUDB:nc3\ : bit;
SIGNAL \PWMbeep:PWMUDB:nc1\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:nc4\ : bit;
SIGNAL \PWMbeep:PWMUDB:nc5\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:nc6\ : bit;
SIGNAL \PWMbeep:PWMUDB:nc7\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMbeep:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMbeep:PWMUDB:compare1\ : bit;
SIGNAL \PWMbeep:PWMUDB:compare2\ : bit;
SIGNAL \PWMbeep:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMbeep:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMbeep:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMbeep:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMbeep:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMbeep:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMbeep:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_2175 : bit;
SIGNAL Net_1561 : bit;
SIGNAL Net_2176 : bit;
SIGNAL Net_2177 : bit;
SIGNAL \PWMbeep:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWMbeep:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_31\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_30\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_29\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_28\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_27\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_26\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_25\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_24\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_24\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_23\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_22\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_21\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_20\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_19\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_18\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_17\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_16\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_16\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_15\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_14\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_13\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_12\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_11\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_10\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_9\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_8\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_8\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_7\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_6\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_5\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_4\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_3\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_2\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_1\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_0\ : bit;
SIGNAL \PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_0\ : bit;
SIGNAL \PWMbeep:Net_139\ : bit;
SIGNAL \PWMbeep:Net_125\ : bit;
SIGNAL \PWMbeep:Net_138\ : bit;
SIGNAL \PWMbeep:Net_183\ : bit;
SIGNAL \PWMbeep:Net_181\ : bit;
SIGNAL tmpOE__Pin_pwm_net_0 : bit;
SIGNAL tmpFB_0__Pin_pwm_net_0 : bit;
SIGNAL tmpIO_0__Pin_pwm_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_pwm_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_pwm_net_0 : bit;
SIGNAL Net_386 : bit;
SIGNAL tmpOE__InputPin_net_0 : bit;
SIGNAL tmpFB_0__InputPin_net_0 : bit;
SIGNAL tmpIO_0__InputPin_net_0 : bit;
TERMINAL tmpSIOVREF__InputPin_net_0 : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL tmpOE__Pin_servo1_net_0 : bit;
SIGNAL Net_1394 : bit;
SIGNAL tmpFB_0__Pin_servo1_net_0 : bit;
SIGNAL tmpIO_0__Pin_servo1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_servo1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_servo1_net_0 : bit;
SIGNAL Net_320 : bit;
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_1:Net_68\ : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:Net_180\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:Net_178\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_1:Net_186\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:Net_179\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:status_6\ : bit;
SIGNAL \PWM_1:PWMUDB:status_5\ : bit;
SIGNAL \PWM_1:PWMUDB:status_4\ : bit;
SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
SIGNAL \PWM_1:PWMUDB:status_1\ : bit;
SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
SIGNAL Net_2190 : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:nc2\ : bit;
SIGNAL \PWM_1:PWMUDB:nc3\ : bit;
SIGNAL \PWM_1:PWMUDB:nc1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:nc4\ : bit;
SIGNAL \PWM_1:PWMUDB:nc5\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:nc6\ : bit;
SIGNAL \PWM_1:PWMUDB:nc7\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_2187 : bit;
SIGNAL Net_2188 : bit;
SIGNAL Net_2189 : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:b_0\ : bit;
SIGNAL \PWM_1:Net_139\ : bit;
SIGNAL \PWM_1:Net_125\ : bit;
SIGNAL \PWM_1:Net_138\ : bit;
SIGNAL \PWM_1:Net_183\ : bit;
SIGNAL \PWM_1:Net_181\ : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_2313 : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer_1:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_1:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_1:TimerUDB:control_7\ : bit;
SIGNAL \Timer_1:TimerUDB:control_6\ : bit;
SIGNAL \Timer_1:TimerUDB:control_5\ : bit;
SIGNAL \Timer_1:TimerUDB:control_4\ : bit;
SIGNAL \Timer_1:TimerUDB:control_3\ : bit;
SIGNAL \Timer_1:TimerUDB:control_2\ : bit;
SIGNAL \Timer_1:TimerUDB:control_1\ : bit;
SIGNAL \Timer_1:TimerUDB:control_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_1:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_1:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_1:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_1:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable_reg\ : bit;
SIGNAL Net_2365 : bit;
SIGNAL \Timer_1:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2364 : bit;
SIGNAL \Timer_1:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_1:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_1:TimerUDB:status_6\ : bit;
SIGNAL \Timer_1:TimerUDB:status_5\ : bit;
SIGNAL \Timer_1:TimerUDB:status_4\ : bit;
SIGNAL \Timer_1:TimerUDB:status_0\ : bit;
SIGNAL \Timer_1:TimerUDB:status_1\ : bit;
SIGNAL \Timer_1:TimerUDB:status_2\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_1:TimerUDB:status_3\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_2360 : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:Net_81\ : bit;
SIGNAL \PWM_2:Net_75\ : bit;
SIGNAL \PWM_2:Net_69\ : bit;
SIGNAL \PWM_2:Net_66\ : bit;
SIGNAL \PWM_2:Net_82\ : bit;
SIGNAL \PWM_2:Net_72\ : bit;
SIGNAL Net_2496 : bit;
SIGNAL Net_2495 : bit;
SIGNAL Net_2497 : bit;
SIGNAL Net_2498 : bit;
SIGNAL Net_2499 : bit;
SIGNAL Net_2494 : bit;
SIGNAL Net_2500 : bit;
SIGNAL \PWM_3:Net_81\ : bit;
SIGNAL \PWM_3:Net_75\ : bit;
SIGNAL \PWM_3:Net_69\ : bit;
SIGNAL \PWM_3:Net_66\ : bit;
SIGNAL \PWM_3:Net_82\ : bit;
SIGNAL \PWM_3:Net_72\ : bit;
SIGNAL Net_2389 : bit;
SIGNAL Net_2388 : bit;
SIGNAL Net_2390 : bit;
SIGNAL Net_2391 : bit;
SIGNAL Net_2392 : bit;
SIGNAL Net_2387 : bit;
SIGNAL Net_2393 : bit;
SIGNAL \PWM_4:Net_81\ : bit;
SIGNAL \PWM_4:Net_75\ : bit;
SIGNAL \PWM_4:Net_69\ : bit;
SIGNAL \PWM_4:Net_66\ : bit;
SIGNAL \PWM_4:Net_82\ : bit;
SIGNAL \PWM_4:Net_72\ : bit;
SIGNAL Net_2448 : bit;
SIGNAL Net_2447 : bit;
SIGNAL Net_2449 : bit;
SIGNAL Net_2450 : bit;
SIGNAL Net_2451 : bit;
SIGNAL Net_2446 : bit;
SIGNAL Net_2452 : bit;
SIGNAL \SPI_1:Net_847\ : bit;
SIGNAL \SPI_1:Net_459\ : bit;
SIGNAL \SPI_1:Net_652\ : bit;
SIGNAL \SPI_1:Net_452\ : bit;
SIGNAL \SPI_1:Net_1194\ : bit;
SIGNAL \SPI_1:Net_1195\ : bit;
SIGNAL \SPI_1:Net_1196\ : bit;
SIGNAL \SPI_1:Net_654\ : bit;
SIGNAL \SPI_1:Net_1257\ : bit;
SIGNAL \SPI_1:uncfg_rx_irq\ : bit;
SIGNAL \SPI_1:Net_1170\ : bit;
SIGNAL \SPI_1:Net_990\ : bit;
SIGNAL \SPI_1:Net_909\ : bit;
SIGNAL \SPI_1:Net_663\ : bit;
SIGNAL \SPI_1:Net_467\ : bit;
SIGNAL \SPI_1:Net_1099\ : bit;
SIGNAL \SPI_1:Net_1258\ : bit;
SIGNAL \SPI_1:tmpOE__sclk_m_net_0\ : bit;
SIGNAL \SPI_1:Net_1059\ : bit;
SIGNAL \SPI_1:tmpFB_0__sclk_m_net_0\ : bit;
SIGNAL \SPI_1:tmpIO_0__sclk_m_net_0\ : bit;
TERMINAL \SPI_1:tmpSIOVREF__sclk_m_net_0\ : bit;
SIGNAL \SPI_1:tmpINTERRUPT_0__sclk_m_net_0\ : bit;
SIGNAL \SPI_1:tmpOE__miso_m_net_0\ : bit;
SIGNAL \SPI_1:tmpIO_0__miso_m_net_0\ : bit;
TERMINAL \SPI_1:tmpSIOVREF__miso_m_net_0\ : bit;
SIGNAL \SPI_1:tmpINTERRUPT_0__miso_m_net_0\ : bit;
SIGNAL \SPI_1:tmpOE__mosi_m_net_0\ : bit;
SIGNAL \SPI_1:Net_1061\ : bit;
SIGNAL \SPI_1:tmpFB_0__mosi_m_net_0\ : bit;
SIGNAL \SPI_1:tmpIO_0__mosi_m_net_0\ : bit;
TERMINAL \SPI_1:tmpSIOVREF__mosi_m_net_0\ : bit;
SIGNAL \SPI_1:tmpINTERRUPT_0__mosi_m_net_0\ : bit;
SIGNAL \SPI_1:tmpOE__ss0_m_net_0\ : bit;
SIGNAL \SPI_1:ss_0\ : bit;
SIGNAL \SPI_1:tmpFB_0__ss0_m_net_0\ : bit;
SIGNAL \SPI_1:tmpIO_0__ss0_m_net_0\ : bit;
TERMINAL \SPI_1:tmpSIOVREF__ss0_m_net_0\ : bit;
SIGNAL \SPI_1:tmpINTERRUPT_0__ss0_m_net_0\ : bit;
SIGNAL \SPI_1:Net_1175\ : bit;
SIGNAL \SPI_1:Net_747\ : bit;
SIGNAL Net_2577 : bit;
SIGNAL \SPI_1:Net_1062\ : bit;
SIGNAL \SPI_1:Net_1053\ : bit;
SIGNAL \SPI_1:ss_3\ : bit;
SIGNAL \SPI_1:ss_2\ : bit;
SIGNAL \SPI_1:ss_1\ : bit;
SIGNAL \SPI_1:Net_1055\ : bit;
SIGNAL \SPI_1:Net_580\ : bit;
SIGNAL \SPI_1:Net_581\ : bit;
SIGNAL Net_2580 : bit;
SIGNAL Net_2579 : bit;
SIGNAL \SPI_1:Net_547\ : bit;
SIGNAL \SPI_1:Net_1090\ : bit;
SIGNAL \SPI_1:Net_891\ : bit;
SIGNAL \SPI_1:Net_1089\ : bit;
SIGNAL \SPI_1:Net_1001\ : bit;
SIGNAL \SPI_1:Net_1086\ : bit;
SIGNAL \SPI_1:Net_899\ : bit;
SIGNAL \SPI_1:Net_916\ : bit;
SIGNAL \SPI_1:Net_1000\ : bit;
SIGNAL \PWM_6:Net_81\ : bit;
SIGNAL \PWM_6:Net_75\ : bit;
SIGNAL \PWM_6:Net_69\ : bit;
SIGNAL \PWM_6:Net_66\ : bit;
SIGNAL \PWM_6:Net_82\ : bit;
SIGNAL \PWM_6:Net_72\ : bit;
SIGNAL Net_2474 : bit;
SIGNAL Net_2473 : bit;
SIGNAL Net_2475 : bit;
SIGNAL Net_2476 : bit;
SIGNAL Net_2477 : bit;
SIGNAL Net_2472 : bit;
SIGNAL Net_2478 : bit;
SIGNAL \UART_1:Net_847\ : bit;
SIGNAL \UART_1:Net_459\ : bit;
SIGNAL \UART_1:Net_652\ : bit;
SIGNAL \UART_1:Net_452\ : bit;
SIGNAL \UART_1:Net_1194\ : bit;
SIGNAL \UART_1:Net_1195\ : bit;
SIGNAL \UART_1:Net_1196\ : bit;
SIGNAL \UART_1:Net_654\ : bit;
SIGNAL \UART_1:Net_1197\ : bit;
SIGNAL \UART_1:Net_1257\ : bit;
SIGNAL \UART_1:uncfg_rx_irq\ : bit;
SIGNAL \UART_1:Net_1170\ : bit;
SIGNAL \UART_1:Net_990\ : bit;
SIGNAL \UART_1:Net_909\ : bit;
SIGNAL \UART_1:Net_663\ : bit;
SIGNAL \UART_1:tmpOE__tx_net_0\ : bit;
SIGNAL \UART_1:Net_1062\ : bit;
SIGNAL \UART_1:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART_1:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART_1:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \UART_1:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \UART_1:Net_1099\ : bit;
SIGNAL \UART_1:Net_1258\ : bit;
SIGNAL \UART_1:tmpOE__rx_net_0\ : bit;
SIGNAL \UART_1:tmpIO_0__rx_net_0\ : bit;
TERMINAL \UART_1:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \UART_1:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \UART_1:Net_1175\ : bit;
SIGNAL \UART_1:Net_747\ : bit;
SIGNAL Net_2586 : bit;
SIGNAL \UART_1:Net_1053\ : bit;
SIGNAL \UART_1:Net_1061\ : bit;
SIGNAL \UART_1:ss_3\ : bit;
SIGNAL \UART_1:ss_2\ : bit;
SIGNAL \UART_1:ss_1\ : bit;
SIGNAL \UART_1:ss_0\ : bit;
SIGNAL \UART_1:Net_1059\ : bit;
SIGNAL \UART_1:Net_1055\ : bit;
SIGNAL \UART_1:Net_580\ : bit;
SIGNAL \UART_1:Net_581\ : bit;
SIGNAL Net_2589 : bit;
SIGNAL Net_2588 : bit;
SIGNAL \UART_1:Net_547\ : bit;
SIGNAL \UART_1:Net_1090\ : bit;
SIGNAL \UART_1:Net_891\ : bit;
SIGNAL \UART_1:Net_1089\ : bit;
SIGNAL \UART_1:Net_1001\ : bit;
SIGNAL \UART_1:Net_1086\ : bit;
SIGNAL \UART_1:Net_899\ : bit;
SIGNAL \UART_1:Net_916\ : bit;
SIGNAL \UART_1:Net_1000\ : bit;
SIGNAL \PWMbeep:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMbeep:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

Net_1492 <=  ('0') ;

one <=  ('1') ;

\PWMbeep:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMbeep:PWMUDB:tc_i\);

\PWMbeep:PWMUDB:dith_count_1\\D\ <= ((not \PWMbeep:PWMUDB:dith_count_1\ and \PWMbeep:PWMUDB:tc_i\ and \PWMbeep:PWMUDB:dith_count_0\)
	OR (not \PWMbeep:PWMUDB:dith_count_0\ and \PWMbeep:PWMUDB:dith_count_1\)
	OR (not \PWMbeep:PWMUDB:tc_i\ and \PWMbeep:PWMUDB:dith_count_1\));

\PWMbeep:PWMUDB:dith_count_0\\D\ <= ((not \PWMbeep:PWMUDB:dith_count_0\ and \PWMbeep:PWMUDB:tc_i\)
	OR (not \PWMbeep:PWMUDB:tc_i\ and \PWMbeep:PWMUDB:dith_count_0\));

\PWMbeep:PWMUDB:cmp1_status\ <= ((not \PWMbeep:PWMUDB:prevCompare1\ and \PWMbeep:PWMUDB:cmp1_less\));

\PWMbeep:PWMUDB:status_2\ <= ((\PWMbeep:PWMUDB:runmode_enable\ and \PWMbeep:PWMUDB:tc_i\));

\PWMbeep:PWMUDB:pwm_i\ <= ((\PWMbeep:PWMUDB:runmode_enable\ and \PWMbeep:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:cmp1_status\ <= ((not \PWM_1:PWMUDB:prevCompare1\ and \PWM_1:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:status_2\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:tc_i\));

\PWM_1:PWMUDB:pwm_i\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\));

\Timer_1:TimerUDB:status_tc\ <= ((\Timer_1:TimerUDB:control_7\ and \Timer_1:TimerUDB:per_zero\));

\BLE:cy_m0s8_ble\:cy_m0s8_ble_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(interrupt=>\BLE:Net_15\,
		rf_ext_pa_en=>open);
\BLE:bless_isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\BLE:Net_15\);
\BLE:LFCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1ce35803-48f6-44f6-9129-6f177036912e/5ae6fa4d-f41a-4a35-8821-7ce70389cb0c",
		source_clock_id=>"9A908CA6-5BB3-4db0-B098-959E5D90882B",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'0')
	PORT MAP(clock_out=>\BLE:Net_53\,
		dig_domain_out=>open);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"61a2bde5-f02c-4d3f-9974-491b9751a218",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_459,
		dig_domain_out=>open);
\PWMbeep:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_459,
		enable=>one,
		clock_out=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\);
\PWMbeep:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_1492,
		clock=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMbeep:PWMUDB:control_7\, \PWMbeep:PWMUDB:control_6\, \PWMbeep:PWMUDB:control_5\, \PWMbeep:PWMUDB:control_4\,
			\PWMbeep:PWMUDB:control_3\, \PWMbeep:PWMUDB:control_2\, \PWMbeep:PWMUDB:control_1\, \PWMbeep:PWMUDB:control_0\));
\PWMbeep:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1492,
		clock=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_1492, \PWMbeep:PWMUDB:status_5\, Net_1492, \PWMbeep:PWMUDB:status_3\,
			\PWMbeep:PWMUDB:status_2\, \PWMbeep:PWMUDB:status_1\, \PWMbeep:PWMUDB:status_0\),
		interrupt=>Net_2178);
\PWMbeep:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMbeep:PWMUDB:tc_i\, \PWMbeep:PWMUDB:runmode_enable\, Net_1492),
		route_si=>Net_1492,
		route_ci=>Net_1492,
		f0_load=>Net_1492,
		f1_load=>Net_1492,
		d0_load=>Net_1492,
		d1_load=>Net_1492,
		ce0=>\PWMbeep:PWMUDB:nc2\,
		cl0=>\PWMbeep:PWMUDB:nc3\,
		z0=>\PWMbeep:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWMbeep:PWMUDB:nc4\,
		cl1=>\PWMbeep:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMbeep:PWMUDB:nc6\,
		f1_blk_stat=>\PWMbeep:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_1492,
		co=>\PWMbeep:PWMUDB:sP16:pwmdp:carry\,
		sir=>Net_1492,
		sor=>open,
		sil=>\PWMbeep:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWMbeep:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWMbeep:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(Net_1492, Net_1492),
		ceo=>(\PWMbeep:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(Net_1492, Net_1492),
		clo=>(\PWMbeep:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(Net_1492, Net_1492),
		zo=>(\PWMbeep:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(Net_1492, Net_1492),
		fo=>(\PWMbeep:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(Net_1492, Net_1492),
		capo=>(\PWMbeep:PWMUDB:sP16:pwmdp:cap_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>Net_1492,
		cfbo=>\PWMbeep:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(Net_1492, Net_1492, Net_1492, Net_1492,
			Net_1492, Net_1492, Net_1492, Net_1492),
		po=>open);
\PWMbeep:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMbeep:PWMUDB:tc_i\, \PWMbeep:PWMUDB:runmode_enable\, Net_1492),
		route_si=>Net_1492,
		route_ci=>Net_1492,
		f0_load=>Net_1492,
		f1_load=>Net_1492,
		d0_load=>Net_1492,
		d1_load=>Net_1492,
		ce0=>\PWMbeep:PWMUDB:cmp1_eq\,
		cl0=>\PWMbeep:PWMUDB:cmp1_less\,
		z0=>\PWMbeep:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMbeep:PWMUDB:cmp2_eq\,
		cl1=>\PWMbeep:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMbeep:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMbeep:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWMbeep:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWMbeep:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWMbeep:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>Net_1492,
		sol=>open,
		msbi=>Net_1492,
		msbo=>\PWMbeep:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWMbeep:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWMbeep:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWMbeep:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWMbeep:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWMbeep:PWMUDB:sP16:pwmdp:cap_1\, \PWMbeep:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWMbeep:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(Net_1492, Net_1492, Net_1492, Net_1492,
			Net_1492, Net_1492, Net_1492, Net_1492),
		po=>open);
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_1492,
		y=>\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_24\);
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_1492,
		y=>\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_16\);
\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_1492,
		y=>\PWMbeep:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_8\);
Pin_pwm:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f3341466-1246-41d2-913d-99857d80c4ac",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1561,
		fb=>(tmpFB_0__Pin_pwm_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_pwm_net_0),
		siovref=>(tmpSIOVREF__Pin_pwm_net_0),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>tmpINTERRUPT_0__Pin_pwm_net_0);
InputInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_386);
InputPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44906eef-7414-4079-8114-eb0c25d01ec7",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"11",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_1492),
		fb=>(tmpFB_0__InputPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__InputPin_net_0),
		siovref=>(tmpSIOVREF__InputPin_net_0),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>Net_386);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dd517ad6-8077-4fee-b98c-1359d731514a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_1492),
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"76df910c-60c7-462b-b7ad-8006291e67e3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_1492),
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2b04b9e-d2fe-404d-afba-e7a8674b1f45",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_1492),
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
Pin_servo1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1394,
		fb=>(tmpFB_0__Pin_servo1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_servo1_net_0),
		siovref=>(tmpSIOVREF__Pin_servo1_net_0),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>tmpINTERRUPT_0__Pin_servo1_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"60a864ee-b7da-4527-abd4-70fa71ce41c9",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_320,
		dig_domain_out=>open);
\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_320,
		enable=>one,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_1492,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_1:PWMUDB:control_7\, \PWM_1:PWMUDB:control_6\, \PWM_1:PWMUDB:control_5\, \PWM_1:PWMUDB:control_4\,
			\PWM_1:PWMUDB:control_3\, \PWM_1:PWMUDB:control_2\, \PWM_1:PWMUDB:control_1\, \PWM_1:PWMUDB:control_0\));
\PWM_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1492,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_1492, \PWM_1:PWMUDB:status_5\, Net_1492, \PWM_1:PWMUDB:status_3\,
			\PWM_1:PWMUDB:status_2\, \PWM_1:PWMUDB:status_1\, \PWM_1:PWMUDB:status_0\),
		interrupt=>Net_2190);
\PWM_1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, Net_1492),
		route_si=>Net_1492,
		route_ci=>Net_1492,
		f0_load=>Net_1492,
		f1_load=>Net_1492,
		d0_load=>Net_1492,
		d1_load=>Net_1492,
		ce0=>\PWM_1:PWMUDB:nc2\,
		cl0=>\PWM_1:PWMUDB:nc3\,
		z0=>\PWM_1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:nc4\,
		cl1=>\PWM_1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_1492,
		co=>\PWM_1:PWMUDB:sP16:pwmdp:carry\,
		sir=>Net_1492,
		sor=>open,
		sil=>\PWM_1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(Net_1492, Net_1492),
		ceo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(Net_1492, Net_1492),
		clo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(Net_1492, Net_1492),
		zo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(Net_1492, Net_1492),
		fo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(Net_1492, Net_1492),
		capo=>(\PWM_1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>Net_1492,
		cfbo=>\PWM_1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(Net_1492, Net_1492, Net_1492, Net_1492,
			Net_1492, Net_1492, Net_1492, Net_1492),
		po=>open);
\PWM_1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, Net_1492),
		route_si=>Net_1492,
		route_ci=>Net_1492,
		f0_load=>Net_1492,
		f1_load=>Net_1492,
		d0_load=>Net_1492,
		d1_load=>Net_1492,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:cmp1_less\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>Net_1492,
		sol=>open,
		msbi=>Net_1492,
		msbo=>\PWM_1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(Net_1492, Net_1492, Net_1492, Net_1492,
			Net_1492, Net_1492, Net_1492, Net_1492),
		po=>open);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_1492,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_1492,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_1492,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:a0:g1:u0:c_8\);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"920ac626-75fc-42be-bddc-386ba9cec7f2",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Timer_1:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_1:TimerUDB:ClockOutFromEnBlock\);
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_1:TimerUDB:Clk_Ctl_i\);
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_1492,
		clock=>\Timer_1:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:control_6\, \Timer_1:TimerUDB:control_5\, \Timer_1:TimerUDB:control_4\,
			\Timer_1:TimerUDB:control_3\, \Timer_1:TimerUDB:control_2\, \Timer_1:TimerUDB:control_1\, \Timer_1:TimerUDB:control_0\));
\Timer_1:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1492,
		clock=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		status=>(Net_1492, Net_1492, Net_1492, \Timer_1:TimerUDB:status_3\,
			\Timer_1:TimerUDB:status_2\, Net_1492, \Timer_1:TimerUDB:status_tc\),
		interrupt=>Net_2360);
\Timer_1:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_1492,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1492, \Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:per_zero\),
		route_si=>Net_1492,
		route_ci=>Net_1492,
		f0_load=>Net_1492,
		f1_load=>Net_1492,
		d0_load=>Net_1492,
		d1_load=>Net_1492,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_1:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_1492,
		co=>open,
		sir=>Net_1492,
		sor=>open,
		sil=>Net_1492,
		sol=>open,
		msbi=>Net_1492,
		msbo=>open,
		cei=>(Net_1492, Net_1492),
		ceo=>open,
		cli=>(Net_1492, Net_1492),
		clo=>open,
		zi=>(Net_1492, Net_1492),
		zo=>open,
		fi=>(Net_1492, Net_1492),
		fo=>open,
		capi=>(Net_1492, Net_1492),
		capo=>open,
		cfbi=>Net_1492,
		cfbo=>open,
		pi=>(Net_1492, Net_1492, Net_1492, Net_1492,
			Net_1492, Net_1492, Net_1492, Net_1492),
		po=>open);
\PWM_2:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2500,
		capture=>Net_1492,
		count=>one,
		reload=>Net_1492,
		stop=>Net_1492,
		start=>Net_1492,
		underflow=>Net_2496,
		overflow=>Net_2495,
		compare_match=>Net_2497,
		line_out=>Net_2498,
		line_out_compl=>Net_2499,
		interrupt=>Net_2494);
\PWM_3:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2393,
		capture=>Net_1492,
		count=>one,
		reload=>Net_1492,
		stop=>Net_1492,
		start=>Net_1492,
		underflow=>Net_2389,
		overflow=>Net_2388,
		compare_match=>Net_2390,
		line_out=>Net_2391,
		line_out_compl=>Net_2392,
		interrupt=>Net_2387);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5a44ffbe-8898-4793-bce3-598feab51327",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_2393,
		dig_domain_out=>open);
\PWM_4:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2452,
		capture=>Net_1492,
		count=>one,
		reload=>Net_1492,
		stop=>Net_1492,
		start=>Net_1492,
		underflow=>Net_2448,
		overflow=>Net_2447,
		compare_match=>Net_2449,
		line_out=>Net_2450,
		line_out_compl=>Net_2451,
		interrupt=>Net_2446);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"743b8156-4c16-4106-952b-5d294be8a328",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_2452,
		dig_domain_out=>open);
\SPI_1:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8c8734ef-3644-4eed-bc55-360072b94fff/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"62500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\SPI_1:Net_847\,
		dig_domain_out=>open);
\SPI_1:sclk_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/38438ec5-732c-47a6-9805-e2b697fb82a2",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>\SPI_1:Net_1059\,
		fb=>(\SPI_1:tmpFB_0__sclk_m_net_0\),
		analog=>(open),
		io=>(\SPI_1:tmpIO_0__sclk_m_net_0\),
		siovref=>(\SPI_1:tmpSIOVREF__sclk_m_net_0\),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>\SPI_1:tmpINTERRUPT_0__sclk_m_net_0\);
\SPI_1:miso_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_1492),
		fb=>\SPI_1:Net_663\,
		analog=>(open),
		io=>(\SPI_1:tmpIO_0__miso_m_net_0\),
		siovref=>(\SPI_1:tmpSIOVREF__miso_m_net_0\),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>\SPI_1:tmpINTERRUPT_0__miso_m_net_0\);
\SPI_1:mosi_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>\SPI_1:Net_1061\,
		fb=>(\SPI_1:tmpFB_0__mosi_m_net_0\),
		analog=>(open),
		io=>(\SPI_1:tmpIO_0__mosi_m_net_0\),
		siovref=>(\SPI_1:tmpSIOVREF__mosi_m_net_0\),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>\SPI_1:tmpINTERRUPT_0__mosi_m_net_0\);
\SPI_1:ss0_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/9613317f-9767-4872-a15a-e07325d93413",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>\SPI_1:ss_0\,
		fb=>(\SPI_1:tmpFB_0__ss0_m_net_0\),
		analog=>(open),
		io=>(\SPI_1:tmpIO_0__ss0_m_net_0\),
		siovref=>(\SPI_1:tmpSIOVREF__ss0_m_net_0\),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>\SPI_1:tmpINTERRUPT_0__ss0_m_net_0\);
\SPI_1:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>1)
	PORT MAP(clock=>\SPI_1:Net_847\,
		interrupt=>Net_2577,
		rx=>Net_1492,
		tx=>\SPI_1:Net_1062\,
		cts=>Net_1492,
		rts=>\SPI_1:Net_1053\,
		mosi_m=>\SPI_1:Net_1061\,
		miso_m=>\SPI_1:Net_663\,
		select_m=>(\SPI_1:ss_3\, \SPI_1:ss_2\, \SPI_1:ss_1\, \SPI_1:ss_0\),
		sclk_m=>\SPI_1:Net_1059\,
		mosi_s=>Net_1492,
		miso_s=>\SPI_1:Net_1055\,
		select_s=>Net_1492,
		sclk_s=>Net_1492,
		scl=>\SPI_1:Net_580\,
		sda=>\SPI_1:Net_581\,
		tx_req=>Net_2580,
		rx_req=>Net_2579);
\PWM_6:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2478,
		capture=>Net_1492,
		count=>one,
		reload=>Net_1492,
		stop=>Net_1492,
		start=>Net_1492,
		underflow=>Net_2474,
		overflow=>Net_2473,
		compare_match=>Net_2475,
		line_out=>Net_2476,
		line_out_compl=>Net_2477,
		interrupt=>Net_2472);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"645a017a-cfab-4ef1-a101-a7a23ef46eb8",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_2478,
		dig_domain_out=>open);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e84a3f6d-ecb6-4bf3-8a93-141cffce377c",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_2500,
		dig_domain_out=>open);
\UART_1:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART_1:Net_847\,
		dig_domain_out=>open);
\UART_1:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>\UART_1:Net_1062\,
		fb=>(\UART_1:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART_1:tmpIO_0__tx_net_0\),
		siovref=>(\UART_1:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>\UART_1:tmpINTERRUPT_0__tx_net_0\);
\UART_1:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_1492),
		fb=>\UART_1:Net_654\,
		analog=>(open),
		io=>(\UART_1:tmpIO_0__rx_net_0\),
		siovref=>(\UART_1:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>Net_1492,
		in_clock_en=>one,
		in_reset=>Net_1492,
		out_clock=>Net_1492,
		out_clock_en=>one,
		out_reset=>Net_1492,
		interrupt=>\UART_1:tmpINTERRUPT_0__rx_net_0\);
\UART_1:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\UART_1:Net_847\,
		interrupt=>Net_2586,
		rx=>\UART_1:Net_654\,
		tx=>\UART_1:Net_1062\,
		cts=>Net_1492,
		rts=>\UART_1:Net_1053\,
		mosi_m=>\UART_1:Net_1061\,
		miso_m=>Net_1492,
		select_m=>(\UART_1:ss_3\, \UART_1:ss_2\, \UART_1:ss_1\, \UART_1:ss_0\),
		sclk_m=>\UART_1:Net_1059\,
		mosi_s=>Net_1492,
		miso_s=>\UART_1:Net_1055\,
		select_s=>Net_1492,
		sclk_s=>Net_1492,
		scl=>\UART_1:Net_580\,
		sda=>\UART_1:Net_581\,
		tx_req=>Net_2589,
		rx_req=>Net_2588);
\PWMbeep:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:min_kill_reg\);
\PWMbeep:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:prevCapture\);
\PWMbeep:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:trig_last\);
\PWMbeep:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMbeep:PWMUDB:control_7\,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:runmode_enable\);
\PWMbeep:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMbeep:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:sc_kill_tmp\);
\PWMbeep:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:ltch_kill_reg\);
\PWMbeep:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMbeep:PWMUDB:dith_count_1\\D\,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:dith_count_1\);
\PWMbeep:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMbeep:PWMUDB:dith_count_0\\D\,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:dith_count_0\);
\PWMbeep:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMbeep:PWMUDB:cmp1_less\,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:prevCompare1\);
\PWMbeep:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMbeep:PWMUDB:cmp1_status\,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:status_0\);
\PWMbeep:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_1492,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:status_1\);
\PWMbeep:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_1492,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:status_5\);
\PWMbeep:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMbeep:PWMUDB:pwm_i\,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1561);
\PWMbeep:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:pwm1_i_reg\);
\PWMbeep:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:pwm2_i_reg\);
\PWMbeep:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMbeep:PWMUDB:status_2\,
		clk=>\PWMbeep:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMbeep:PWMUDB:tc_i_reg\);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:control_7\,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_less\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCompare1\);
\PWM_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_status\,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_0\);
\PWM_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_1492,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_1\);
\PWM_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_1492,
		s=>Net_1492,
		r=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_5\);
\PWM_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1394);
\PWM_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm1_i_reg\);
\PWM_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm2_i_reg\);
\PWM_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:status_2\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_i_reg\);
\Timer_1:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:capture_last\);
\Timer_1:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:status_tc\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:tc_reg_i\);
\Timer_1:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:control_7\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:hwEnable_reg\);
\Timer_1:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>Net_1492,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:capture_out_reg_i\);

END R_T_L;
