Loading plugins phase: Elapsed time ==> 0s.266ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\BoxesUART.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.890ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BoxesUART.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\BoxesUART.cyprj -dcpsoc3 BoxesUART.v -verilog
======================================================================

======================================================================
Compiling:  BoxesUART.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\BoxesUART.cyprj -dcpsoc3 BoxesUART.v -verilog
======================================================================

======================================================================
Compiling:  BoxesUART.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\BoxesUART.cyprj -dcpsoc3 -verilog BoxesUART.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 25 20:09:02 2015


======================================================================
Compiling:  BoxesUART.v
Program  :   vpp
Options  :    -yv2 -q10 BoxesUART.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 25 20:09:02 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BoxesUART.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1097, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1106, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1106, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1369, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1404, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1523, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1579, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1580, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BoxesUART.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\BoxesUART.cyprj -dcpsoc3 -verilog BoxesUART.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 25 20:09:03 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\codegentemp\BoxesUART.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\codegentemp\BoxesUART.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  BoxesUART.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\BoxesUART.cyprj -dcpsoc3 -verilog BoxesUART.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 25 20:09:05 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\codegentemp\BoxesUART.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\codegentemp\BoxesUART.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_184
	Net_185
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_180
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_0\


Deleted 28 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__StartupLED_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__StartupLED_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODIN5_6\ to \UART_1:BUART:sRX:MODIN4_6\
Aliasing \UART_1:BUART:sRX:MODIN5_5\ to \UART_1:BUART:sRX:MODIN4_5\
Aliasing \UART_1:BUART:sRX:MODIN5_4\ to \UART_1:BUART:sRX:MODIN4_4\
Aliasing \UART_1:BUART:sRX:MODIN5_3\ to \UART_1:BUART:sRX:MODIN4_3\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODIN6_6\ to \UART_1:BUART:sRX:MODIN4_6\
Aliasing \UART_1:BUART:sRX:MODIN6_5\ to \UART_1:BUART:sRX:MODIN4_5\
Aliasing \UART_1:BUART:sRX:MODIN6_4\ to \UART_1:BUART:sRX:MODIN4_4\
Aliasing \UART_1:BUART:sRX:MODIN6_3\ to \UART_1:BUART:sRX:MODIN4_3\
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_2\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_0\ to tmpOE__StartupLED_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__StartupLED_net_0
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[9] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire tmpOE__Pin_1_net_0[15] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[23] = \UART_1:Net_9\[22]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[36] = \UART_1:BUART:control_1\[33]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[37] = \UART_1:BUART:control_0\[34]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[38] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[39] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[40] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[41] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[42] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[43] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_addressmatch\[50] = \UART_1:BUART:rx_addressmatch1\[51]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[103] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[111] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[122]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[113] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[123]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[114] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[139]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[115] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[153]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[116] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[117]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[117] = \UART_1:BUART:pollcount_1\[109]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[118] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[119]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[119] = \UART_1:BUART:pollcount_0\[112]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[125] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[126] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[127] = \UART_1:BUART:pollcount_1\[109]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[128] = \UART_1:BUART:pollcount_1\[109]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[129] = \UART_1:BUART:pollcount_0\[112]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[130] = \UART_1:BUART:pollcount_0\[112]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[131] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[132] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[133] = \UART_1:BUART:pollcount_1\[109]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[134] = \UART_1:BUART:pollcount_0\[112]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[135] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[136] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[141] = \UART_1:BUART:pollcount_1\[109]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[142] = \UART_1:BUART:pollcount_1\[109]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[143] = \UART_1:BUART:pollcount_0\[112]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[144] = \UART_1:BUART:pollcount_0\[112]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[145] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[146] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[147] = \UART_1:BUART:pollcount_1\[109]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[148] = \UART_1:BUART:pollcount_0\[112]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[149] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[150] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[158] = \UART_1:BUART:rx_parity_error_status\[159]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[160] = \UART_1:BUART:rx_stop_bit_error\[161]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[171] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[301]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[172] = \UART_1:BUART:sRX:MODULE_7:g2:a0:lta_0\[347]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[176] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[225]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[180] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[247]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[181] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[182] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[183] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[184] = \UART_1:BUART:sRX:MODIN4_6\[185]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[185] = \UART_1:BUART:rx_count_6\[98]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[186] = \UART_1:BUART:sRX:MODIN4_5\[187]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[187] = \UART_1:BUART:rx_count_5\[99]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[188] = \UART_1:BUART:sRX:MODIN4_4\[189]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[189] = \UART_1:BUART:rx_count_4\[100]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[190] = \UART_1:BUART:sRX:MODIN4_3\[191]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[191] = \UART_1:BUART:rx_count_3\[101]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[192] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[193] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[194] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[195] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[196] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[197] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[198] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[199] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[200] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[201] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[202] = \UART_1:BUART:rx_count_6\[98]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[203] = \UART_1:BUART:rx_count_5\[99]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[204] = \UART_1:BUART:rx_count_4\[100]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[205] = \UART_1:BUART:rx_count_3\[101]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[206] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[207] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[208] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[209] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[210] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[211] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[212] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[227] = \UART_1:BUART:rx_postpoll\[56]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[228] = \UART_1:BUART:rx_parity_bit\[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[229] = \UART_1:BUART:rx_postpoll\[56]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[230] = \UART_1:BUART:rx_parity_bit\[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[231] = \UART_1:BUART:rx_postpoll\[56]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[232] = \UART_1:BUART:rx_parity_bit\[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[234] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[235] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[233]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[236] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[233]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[257] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[258] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[259] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[260] = \UART_1:BUART:rx_count_6\[98]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_6\[261] = \UART_1:BUART:rx_count_6\[98]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[262] = \UART_1:BUART:rx_count_5\[99]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_5\[263] = \UART_1:BUART:rx_count_5\[99]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[264] = \UART_1:BUART:rx_count_4\[100]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_4\[265] = \UART_1:BUART:rx_count_4\[100]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[266] = \UART_1:BUART:rx_count_3\[101]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_3\[267] = \UART_1:BUART:rx_count_3\[101]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[268] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[269] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[270] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[271] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[272] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[273] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[274] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[275] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[276] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[277] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[278] = \UART_1:BUART:rx_count_6\[98]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[279] = \UART_1:BUART:rx_count_5\[99]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[280] = \UART_1:BUART:rx_count_4\[100]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[281] = \UART_1:BUART:rx_count_3\[101]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[282] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[283] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[284] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[285] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[286] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[287] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[288] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_6\[303] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_5\[304] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_4\[305] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_3\[306] = \UART_1:BUART:rx_count_6\[98]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_6\[307] = \UART_1:BUART:rx_count_6\[98]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_2\[308] = \UART_1:BUART:rx_count_5\[99]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_5\[309] = \UART_1:BUART:rx_count_5\[99]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_1\[310] = \UART_1:BUART:rx_count_4\[100]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_4\[311] = \UART_1:BUART:rx_count_4\[100]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_0\[312] = \UART_1:BUART:rx_count_3\[101]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_3\[313] = \UART_1:BUART:rx_count_3\[101]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_6\[314] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_5\[315] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_4\[316] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_3\[317] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_2\[318] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_1\[319] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_0\[320] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_6\[321] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_5\[322] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_4\[323] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_3\[324] = \UART_1:BUART:rx_count_6\[98]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_2\[325] = \UART_1:BUART:rx_count_5\[99]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_1\[326] = \UART_1:BUART:rx_count_4\[100]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_0\[327] = \UART_1:BUART:rx_count_3\[101]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_6\[328] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_5\[329] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_4\[330] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_3\[331] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_2\[332] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_1\[333] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_0\[334] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire tmpOE__Pin_2_net_0[350] = tmpOE__StartupLED_net_0[1]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[354] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend_last\\D\[355] = \UART_1:BUART:control_0\[34]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[362] = \UART_1:BUART:rx_bitclk_pre\[92]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[374] = \UART_1:BUART:rx_parity_error_pre\[174]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[375] = zero[2]

------------------------------------------------------
Aliased 0 equations, 161 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__StartupLED_net_0' (cost = 0):
tmpOE__StartupLED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 2):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 3):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\
	OR (\UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and not \UART_1:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 2):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_5\
	OR \UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 1):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_4\
	OR \UART_1:BUART:rx_count_5\
	OR \UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 9):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and not \UART_1:BUART:rx_count_4\ and not \UART_1:BUART:rx_count_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_196 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_196 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_196 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_196 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_196 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 58 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \UART_1:BUART:rx_status_6\[164] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[366] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[367] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[369] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[371] = \UART_1:BUART:tx_ctrl_mark_last\[169]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[373] = \UART_1:BUART:rx_markspace_pre\[173]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[378] = \UART_1:BUART:rx_parity_bit\[179]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_196 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_196 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\BoxesUART.cyprj" -dcpsoc3 BoxesUART.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.937ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2177, Family: PSoC3, Started at: Saturday, 25 April 2015 20:09:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesUART.cydsn\BoxesUART.cyprj -d CY8C5868AXI-LP035 BoxesUART.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Pin_2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:tx_ctrl_mark_last\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_148 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            fb => Net_196 ,
            pad => Pin_2(0)_PAD );

    Pin : Name = StartupLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => StartupLED(0)__PA ,
            pad => StartupLED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_148, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_148 (fanout=1)

    MacroCell: Name=\UART_1:BUART:HalfDuplexSend_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\
        );
        Output = \UART_1:BUART:HalfDuplexSend_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_196 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_196 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_196 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_196
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:reset_sr\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:HalfDuplexSend_last\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:HalfDuplexSend_last\
        );
        Output = \UART_1:BUART:reset_sr\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk\ (fanout=11)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_196
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_196 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_196
            + !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=13)

    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * !\UART_1:BUART:rx_count_3\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:rx_state_2_split\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=12)

    MacroCell: Name=\UART_1:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_196 * \UART_1:BUART:rx_last\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_count_4\ * !\UART_1:BUART:rx_count_3\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=12)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
        );
        Output = \UART_1:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_1:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_196
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:txn_split\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !\UART_1:BUART:txn_split\
            + \UART_1:BUART:txn\ * !\UART_1:BUART:txn_split\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_count_3\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:hd_shift_out\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_count_3\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:hd_shift_out\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:txn_split\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            so_comb => \UART_1:BUART:hd_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ ,
            f1_bus_stat_comb => \UART_1:BUART:hd_tx_fifo_notfull\ ,
            f1_blk_stat_comb => \UART_1:BUART:hd_tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            reset => \UART_1:BUART:reset_sr\ ,
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            status_1 => \UART_1:BUART:rx_status_1\ ,
            status_0 => \UART_1:BUART:rx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\UART_1:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            control_7 => \UART_1:BUART:control_7\ ,
            control_6 => \UART_1:BUART:control_6\ ,
            control_5 => \UART_1:BUART:control_5\ ,
            control_4 => \UART_1:BUART:control_4\ ,
            control_3 => \UART_1:BUART:control_3\ ,
            control_2 => \UART_1:BUART:control_2\ ,
            control_1 => \UART_1:BUART:control_1\ ,
            control_0 => \UART_1:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    7 :    8 :  12.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :    7 :   65 :   72 :   9.72%
UDB Macrocells                :   24 :  168 :  192 :  12.50%
UDB Unique Pterms             :   52 :  332 :  384 :  13.54%
UDB Total Pterms              :   62 :      :      : 
UDB Datapath Cells            :    1 :   23 :   24 :   4.17%
UDB Status Cells              :    2 :   22 :   24 :   8.33%
            StatusI Registers :    1 
    Routed Count7 Load/Enable :    1 
UDB Control Cells             :    2 :   22 :   24 :   8.33%
            Control Registers :    1 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    0 :   32 :   32 :   0.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 2s.474ms
Tech mapping phase: Elapsed time ==> 2s.707ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(6)][IoId=(3)] : LED(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : StartupLED(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.968ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   11 :   37 :   48 :  22.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.09
                   Pterms :            5.45
               Macrocells :            2.18
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 186, final cost is 186 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :      12.17 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:txn_split\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !\UART_1:BUART:txn_split\
            + \UART_1:BUART:txn\ * !\UART_1:BUART:txn_split\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_count_3\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:hd_shift_out\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_count_3\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:hd_shift_out\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\UART_1:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        control_7 => \UART_1:BUART:control_7\ ,
        control_6 => \UART_1:BUART:control_6\ ,
        control_5 => \UART_1:BUART:control_5\ ,
        control_4 => \UART_1:BUART:control_4\ ,
        control_3 => \UART_1:BUART:control_3\ ,
        control_2 => \UART_1:BUART:control_2\ ,
        control_1 => \UART_1:BUART:control_1\ ,
        control_0 => \UART_1:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_1:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:HalfDuplexSend_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\
        );
        Output = \UART_1:BUART:HalfDuplexSend_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_148, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_148 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=11, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * !\UART_1:BUART:rx_count_3\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:rx_state_2_split\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_196 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_196 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_196
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_196
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:reset_sr\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:HalfDuplexSend_last\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:HalfDuplexSend_last\
        );
        Output = \UART_1:BUART:reset_sr\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
        );
        Output = \UART_1:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_196 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_196 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_196
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        so_comb => \UART_1:BUART:hd_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ ,
        f1_bus_stat_comb => \UART_1:BUART:hd_tx_fifo_notfull\ ,
        f1_blk_stat_comb => \UART_1:BUART:hd_tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        reset => \UART_1:BUART:reset_sr\ ,
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        status_1 => \UART_1:BUART:rx_status_1\ ,
        status_0 => \UART_1:BUART:rx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_196 * \UART_1:BUART:rx_last\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_count_4\ * !\UART_1:BUART:rx_count_3\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_196
            + !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr hod @ [IntrHod=(0)]: empty
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        fb => Net_196 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_148 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = StartupLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => StartupLED(0)__PA ,
        pad => StartupLED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \UART_1:Net_9\ ,
            dclk_0 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL |      Pin_2(0) | FB(Net_196)
-----+-----+-------+-----------+------------------+---------------+------------
   2 |   5 |     * |      NONE | RES_PULL_UP_DOWN |      Pin_1(0) | In(Net_148)
-----+-----+-------+-----------+------------------+---------------+------------
   6 |   2 |     * |      NONE |         CMOS_OUT | StartupLED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        LED(0) | 
-------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.828ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.718ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BoxesUART_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.703ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.375ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.004ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.067ms
API generation phase: Elapsed time ==> 1s.953ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
