Info: Generated by version: 17.0 build 290
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/req_C1TxRAM2PORT.qsys --synthesis=VERILOG --output-directory=/ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/req_C1TxRAM2PORT --family="Arria 10" --part=10AX115N3F40E2SG
Progress: Loading RAM/req_C1TxRAM2PORT.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 17.0]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: req_C1TxRAM2PORT.ram_2port_0: Targeting device family: Arria 10.
: req_C1TxRAM2PORT.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: req_C1TxRAM2PORT.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: req_C1TxRAM2PORT: "Transforming system: req_C1TxRAM2PORT"
Info: req_C1TxRAM2PORT: Running transform generation_view_transform
Info: req_C1TxRAM2PORT: Running transform generation_view_transform took 0.001s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: req_C1TxRAM2PORT: Running transform interconnect_transform_chooser
Info: req_C1TxRAM2PORT: Running transform interconnect_transform_chooser took 0.061s
Info: req_C1TxRAM2PORT: "Naming system components in system: req_C1TxRAM2PORT"
Info: req_C1TxRAM2PORT: "Processing generation queue"
Info: req_C1TxRAM2PORT: "Generating: req_C1TxRAM2PORT"
Info: req_C1TxRAM2PORT: "Generating: req_C1TxRAM2PORT_ram_2port_170_hecum7i"
Info: req_C1TxRAM2PORT: Done "req_C1TxRAM2PORT" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
