

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Sat Dec 28 21:58:57 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  3143|  25095|  3143|  25095|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  3140|  25092|         7|          2|          1| 1568 ~ 12544 |    yes   |
        +----------+------+-------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 11 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 12 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_13 = trunc i6 %output_height_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 14 'trunc' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %empty_13 to i10" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 15 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i5 %empty to i10" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 16 'zext' 'zext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.49ns)   --->   "%mul_ln6 = mul i10 %zext_ln6_1, %zext_ln6" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 17 'mul' 'mul_ln6' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 18 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%input_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_width)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 19 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%input_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_height)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 20 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %input_height_read to i8" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 21 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i6 %output_height_read to i9" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 22 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln19_3_cast = zext i6 %output_width_read to i14" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 23 'zext' 'zext_ln19_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_14 = trunc i6 %output_depth_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 24 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_15 = zext i5 %input_width_read to i12" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 25 'zext' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln6_2 = zext i5 %empty_14 to i15" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 26 'zext' 'zext_ln6_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln6_3 = zext i10 %mul_ln6 to i15" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 27 'zext' 'zext_ln6_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln6_1 = mul i15 %zext_ln6_3, %zext_ln6_2" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 28 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %empty, 0" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i15 [ 0, %0 ], [ %add_ln14, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 31 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln14, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 32 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln15_1, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i5 %out_d_0 to i8" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 34 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.49ns)   --->   "%mul_ln19 = mul i8 %zext_ln19_3, %zext_ln19" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 35 'mul' 'mul_ln19' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.31ns)   --->   "%icmp_ln14 = icmp eq i15 %indvar_flatten31, %mul_ln6_1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 36 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 37 'add' 'out_d' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.77ns)   --->   "%icmp_ln15 = icmp eq i10 %indvar_flatten, %mul_ln6" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 38 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.78>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln15, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 39 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 40 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h_0, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %indvar_flatten31, 1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 42 'add' 'add_ln14' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.21ns)   --->   "%select_ln19 = select i1 %icmp_ln15, i5 0, i5 %out_h_0" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 43 'select' 'select_ln19' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i5 %out_d to i9" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 44 'zext' 'zext_ln19_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i5 %out_d to i8" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 45 'zext' 'zext_ln19_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.49ns)   --->   "%mul_ln19_2 = mul i8 %zext_ln19_10, %zext_ln19" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 46 'mul' 'mul_ln19_2' <Predicate = (!icmp_ln14)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (3.78ns)   --->   "%mul_ln19_3 = mul i9 %zext_ln19_9, %zext_ln19_1" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 47 'mul' 'mul_ln19_3' <Predicate = (!icmp_ln14)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.36ns)   --->   "%icmp_ln16_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 48 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln14 & !icmp_ln15)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.99ns)   --->   "%select_ln19_5 = select i1 %icmp_ln15, i1 %icmp_ln16, i1 %icmp_ln16_1" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 49 'select' 'select_ln19_5' <Predicate = (!icmp_ln14)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.21ns)   --->   "%select_ln14 = select i1 %icmp_ln15, i5 %out_d, i5 %out_d_0" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 50 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.78ns)   --->   "%out_h = add i5 %select_ln19, 1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 51 'add' 'out_h' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln15_1 = add i10 %indvar_flatten, 1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 52 'add' 'add_ln15_1' <Predicate = (!icmp_ln14 & !icmp_ln15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.68ns)   --->   "%select_ln15_1 = select i1 %icmp_ln15, i10 1, i10 %add_ln15_1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 53 'select' 'select_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.78>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i5 %out_d_0 to i9" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 54 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (3.78ns)   --->   "%mul_ln19_1 = mul i9 %zext_ln19_2, %zext_ln19_1" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 55 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i4 %lshr_ln to i8" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 56 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln15 & !select_ln19_5)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.91ns)   --->   "%tmp = add i8 %mul_ln19, %zext_ln19_4" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 57 'add' 'tmp' <Predicate = (!icmp_ln15 & !select_ln19_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln19_1 = select i1 %icmp_ln15, i8 %mul_ln19_2, i8 %mul_ln19" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 58 'select' 'select_ln19_1' <Predicate = (!icmp_ln14 & select_ln19_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%select_ln19_3 = select i1 %icmp_ln15, i8 %mul_ln19_2, i8 %tmp" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 59 'select' 'select_ln19_3' <Predicate = (!icmp_ln14 & !select_ln19_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_6)   --->   "%or_ln19 = or i1 %select_ln19_5, %icmp_ln15" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 60 'or' 'or_ln19' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln19_6 = select i1 %or_ln19, i5 0, i5 %out_w_0" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 61 'select' 'select_ln19_6' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%lshr_ln19_mid1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 62 'partselect' 'lshr_ln19_mid1' <Predicate = (!icmp_ln14 & select_ln19_5)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%zext_ln19_11 = zext i4 %lshr_ln19_mid1 to i8" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 63 'zext' 'zext_ln19_11' <Predicate = (!icmp_ln14 & select_ln19_5)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_mid1 = add i8 %select_ln19_1, %zext_ln19_11" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 64 'add' 'tmp_mid1' <Predicate = (!icmp_ln14 & select_ln19_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln19_7 = select i1 %select_ln19_5, i8 %tmp_mid1, i8 %select_ln19_3" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 65 'select' 'select_ln19_7' <Predicate = (!icmp_ln14)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.21ns)   --->   "%select_ln15 = select i1 %select_ln19_5, i5 %out_h, i5 %select_ln19" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 66 'select' 'select_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln19_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln19_6, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 67 'partselect' 'lshr_ln19_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.78ns)   --->   "%out_w = add i5 %select_ln19_6, 1" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 68 'add' 'out_w' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln19_6_cast = zext i5 %out_h_0 to i9" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 69 'zext' 'zext_ln19_6_cast' <Predicate = (!icmp_ln15 & !select_ln19_5)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %mul_ln19_1, %zext_ln19_6_cast" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 70 'add' 'tmp2' <Predicate = (!icmp_ln15 & !select_ln19_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %1, label %hls_label_0" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln19_2 = select i1 %icmp_ln15, i9 %mul_ln19_3, i9 %mul_ln19_1" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 72 'select' 'select_ln19_2' <Predicate = (!icmp_ln14 & select_ln19_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_8)   --->   "%select_ln19_4 = select i1 %icmp_ln15, i9 %mul_ln19_3, i9 %tmp2" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 73 'select' 'select_ln19_4' <Predicate = (!icmp_ln14 & !select_ln19_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%zext_ln19_6_cast_mid = zext i5 %out_h to i9" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 74 'zext' 'zext_ln19_6_cast_mid' <Predicate = (!icmp_ln14 & select_ln19_5)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i8 %select_ln19_7 to i12" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 75 'zext' 'zext_ln19_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (3.36ns) (grouped into DSP with root node add_ln19)   --->   "%mul_ln19_4 = mul i12 %zext_ln19_12, %empty_15" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 76 'mul' 'mul_ln19_4' <Predicate = (!icmp_ln14)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i9 %select_ln19_2, %zext_ln19_6_cast_mid" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 77 'add' 'tmp2_mid1' <Predicate = (!icmp_ln14 & select_ln19_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln19_8 = select i1 %select_ln19_5, i9 %tmp2_mid1, i9 %select_ln19_4" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 78 'select' 'select_ln19_8' <Predicate = (!icmp_ln14)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i4 %lshr_ln19_1 to i12" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 79 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln19 = add i12 %zext_ln19_5, %mul_ln19_4" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 80 'add' 'add_ln19' <Predicate = (!icmp_ln14)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i9 %select_ln19_8 to i14" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 81 'zext' 'zext_ln19_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (3.36ns) (grouped into DSP with root node add_ln19_1)   --->   "%mul_ln19_5 = mul i14 %zext_ln19_13, %zext_ln19_3_cast" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 82 'mul' 'mul_ln19_5' <Predicate = (!icmp_ln14)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i12 %add_ln19 to i64" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 83 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln19_6" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 84 'getelementptr' 'input_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 85 'load' 'input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i5 %select_ln19_6 to i14" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 86 'zext' 'zext_ln19_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln19_1 = add i14 %zext_ln19_7, %mul_ln19_5" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 87 'add' 'add_ln19_1' <Predicate = (!icmp_ln14)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 88 'load' 'input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 12544, i64 0)"   --->   Operation 89 'speclooptripcount' 'empty_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 90 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str124) nounwind" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 91 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i14 %add_ln19_1 to i64" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 92 'zext' 'zext_ln19_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln19_8" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 93 'getelementptr' 'output_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr, align 2" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 94 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_1)" [../layers_c/up_sampling2d.cpp:21]   --->   Operation 95 'specregionend' 'empty_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 96 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 3.33ns.

 <State 1>: 3.49ns
The critical path consists of the following:
	wire read on port 'output_width' (../layers_c/up_sampling2d.cpp:6) [8]  (0 ns)
	'mul' operation ('mul_ln6', ../layers_c/up_sampling2d.cpp:6) [22]  (3.49 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	wire read on port 'output_depth' (../layers_c/up_sampling2d.cpp:6) [10]  (0 ns)
	'mul' operation of DSP[25] ('mul_ln6_1', ../layers_c/up_sampling2d.cpp:6) [25]  (6.38 ns)

 <State 3>: 3.49ns
The critical path consists of the following:
	'phi' operation ('out_d_0', ../layers_c/up_sampling2d.cpp:14) with incoming values : ('select_ln14', ../layers_c/up_sampling2d.cpp:14) [30]  (0 ns)
	'mul' operation ('mul_ln19', ../layers_c/up_sampling2d.cpp:19) [36]  (3.49 ns)

 <State 4>: 3.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_3', ../layers_c/up_sampling2d.cpp:19) [55]  (3.78 ns)

 <State 5>: 3.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_1', ../layers_c/up_sampling2d.cpp:19) [37]  (3.78 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[86] ('mul_ln19_5', ../layers_c/up_sampling2d.cpp:19) [75]  (3.36 ns)
	'add' operation of DSP[86] ('add_ln19_1', ../layers_c/up_sampling2d.cpp:19) [86]  (3.02 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ../layers_c/up_sampling2d.cpp:19) [88]  (0 ns)
	'store' operation ('store_ln19', ../layers_c/up_sampling2d.cpp:19) of variable 'input_load', ../layers_c/up_sampling2d.cpp:19 on array 'output_r' [89]  (3.25 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
