<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-pcieepvfx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-pcieepvfx-defs.h</h1><a href="cvmx-pcieepvfx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-pcieepvfx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon pcieepvfx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_PCIEEPVFX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_PCIEEPVFX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac9bac366db966f919e4c8c3533021b36" title="cvmx-pcieepvfx-defs.h">CVMX_PCIEEPVFX_CFG000</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00062"></a>00062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00063"></a>00063         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG000(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00064"></a>00064     <span class="keywordflow">return</span> 0x0000050000000000ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00065"></a>00065 }
<a name="l00066"></a>00066 <span class="preprocessor">#else</span>
<a name="l00067"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac9bac366db966f919e4c8c3533021b36">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG000(offset) (0x0000050000000000ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#aa1b97808bffe453ac057407b7b899176">CVMX_PCIEEPVFX_CFG001</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00071"></a>00071 {
<a name="l00072"></a>00072     <span class="keywordflow">if</span> (!(
<a name="l00073"></a>00073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00074"></a>00074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00075"></a>00075           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00076"></a>00076           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00077"></a>00077         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG001(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00078"></a>00078     <span class="keywordflow">return</span> 0x0000050000000004ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00079"></a>00079 }
<a name="l00080"></a>00080 <span class="preprocessor">#else</span>
<a name="l00081"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#aa1b97808bffe453ac057407b7b899176">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG001(offset) (0x0000050000000004ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#adc5736a287b7316fff5532aa340861c2">CVMX_PCIEEPVFX_CFG002</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00085"></a>00085 {
<a name="l00086"></a>00086     <span class="keywordflow">if</span> (!(
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00088"></a>00088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00089"></a>00089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00090"></a>00090           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00091"></a>00091         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG002(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00092"></a>00092     <span class="keywordflow">return</span> 0x0000050000000008ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00093"></a>00093 }
<a name="l00094"></a>00094 <span class="preprocessor">#else</span>
<a name="l00095"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#adc5736a287b7316fff5532aa340861c2">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG002(offset) (0x0000050000000008ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#acb82cead7ba6c12f756d715b685924ff">CVMX_PCIEEPVFX_CFG003</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00099"></a>00099 {
<a name="l00100"></a>00100     <span class="keywordflow">if</span> (!(
<a name="l00101"></a>00101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00102"></a>00102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00105"></a>00105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG003(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00106"></a>00106     <span class="keywordflow">return</span> 0x000005000000000Cull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 <span class="preprocessor">#else</span>
<a name="l00109"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#acb82cead7ba6c12f756d715b685924ff">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG003(offset) (0x000005000000000Cull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5105c9ee8b09f5a66465e6ca1d6bcd3e">CVMX_PCIEEPVFX_CFG004</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00116"></a>00116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00117"></a>00117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00118"></a>00118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00119"></a>00119         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG004(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00120"></a>00120     <span class="keywordflow">return</span> 0x0000050000000010ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 <span class="preprocessor">#else</span>
<a name="l00123"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5105c9ee8b09f5a66465e6ca1d6bcd3e">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG004(offset) (0x0000050000000010ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a9509ff68de4ff3330141797cb966da17">CVMX_PCIEEPVFX_CFG005</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (!(
<a name="l00129"></a>00129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00130"></a>00130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00132"></a>00132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00133"></a>00133         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG005(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00134"></a>00134     <span class="keywordflow">return</span> 0x0000050000000014ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00135"></a>00135 }
<a name="l00136"></a>00136 <span class="preprocessor">#else</span>
<a name="l00137"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a9509ff68de4ff3330141797cb966da17">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG005(offset) (0x0000050000000014ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a44419794c2b36162856794f08715e9f2">CVMX_PCIEEPVFX_CFG006</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (!(
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00145"></a>00145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00146"></a>00146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00147"></a>00147         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG006(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00148"></a>00148     <span class="keywordflow">return</span> 0x0000050000000018ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00149"></a>00149 }
<a name="l00150"></a>00150 <span class="preprocessor">#else</span>
<a name="l00151"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a44419794c2b36162856794f08715e9f2">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG006(offset) (0x0000050000000018ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a830132b36a608895f9300248f9fa4602">CVMX_PCIEEPVFX_CFG007</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00155"></a>00155 {
<a name="l00156"></a>00156     <span class="keywordflow">if</span> (!(
<a name="l00157"></a>00157           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00159"></a>00159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00160"></a>00160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00161"></a>00161         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG007(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00162"></a>00162     <span class="keywordflow">return</span> 0x000005000000001Cull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00163"></a>00163 }
<a name="l00164"></a>00164 <span class="preprocessor">#else</span>
<a name="l00165"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a830132b36a608895f9300248f9fa4602">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG007(offset) (0x000005000000001Cull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac346271bbb219451e8e3acc576e46c88">CVMX_PCIEEPVFX_CFG008</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00169"></a>00169 {
<a name="l00170"></a>00170     <span class="keywordflow">if</span> (!(
<a name="l00171"></a>00171           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00172"></a>00172           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00173"></a>00173           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00174"></a>00174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00175"></a>00175         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG008(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00176"></a>00176     <span class="keywordflow">return</span> 0x0000050000000020ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00177"></a>00177 }
<a name="l00178"></a>00178 <span class="preprocessor">#else</span>
<a name="l00179"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac346271bbb219451e8e3acc576e46c88">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG008(offset) (0x0000050000000020ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#af5cc70222ff3fbcb27a138a2af17139f">CVMX_PCIEEPVFX_CFG009</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00183"></a>00183 {
<a name="l00184"></a>00184     <span class="keywordflow">if</span> (!(
<a name="l00185"></a>00185           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00186"></a>00186           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00187"></a>00187           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00188"></a>00188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00189"></a>00189         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG009(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00190"></a>00190     <span class="keywordflow">return</span> 0x0000050000000024ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00191"></a>00191 }
<a name="l00192"></a>00192 <span class="preprocessor">#else</span>
<a name="l00193"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#af5cc70222ff3fbcb27a138a2af17139f">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG009(offset) (0x0000050000000024ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5c21ce3dcd2f467420ea45384a1df09e">CVMX_PCIEEPVFX_CFG010</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00197"></a>00197 {
<a name="l00198"></a>00198     <span class="keywordflow">if</span> (!(
<a name="l00199"></a>00199           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00200"></a>00200           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00201"></a>00201           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG010(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> 0x0000050000000028ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5c21ce3dcd2f467420ea45384a1df09e">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG010(offset) (0x0000050000000028ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#adc8a2aff62d8469d1a0d4d6419b7e548">CVMX_PCIEEPVFX_CFG011</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00214"></a>00214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00217"></a>00217         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG011(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00218"></a>00218     <span class="keywordflow">return</span> 0x000005000000002Cull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#adc8a2aff62d8469d1a0d4d6419b7e548">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG011(offset) (0x000005000000002Cull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a9efbbd101051a0e5bf37f4a2df7747ac">CVMX_PCIEEPVFX_CFG012</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226     <span class="keywordflow">if</span> (!(
<a name="l00227"></a>00227           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00229"></a>00229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00230"></a>00230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00231"></a>00231         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG012(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00232"></a>00232     <span class="keywordflow">return</span> 0x0000050000000030ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00233"></a>00233 }
<a name="l00234"></a>00234 <span class="preprocessor">#else</span>
<a name="l00235"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a9efbbd101051a0e5bf37f4a2df7747ac">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG012(offset) (0x0000050000000030ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#abdd213f3e31d1e15d26d245d9b316f51">CVMX_PCIEEPVFX_CFG013</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00239"></a>00239 {
<a name="l00240"></a>00240     <span class="keywordflow">if</span> (!(
<a name="l00241"></a>00241           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00242"></a>00242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00243"></a>00243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00244"></a>00244           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00245"></a>00245         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG013(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00246"></a>00246     <span class="keywordflow">return</span> 0x0000050000000034ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00247"></a>00247 }
<a name="l00248"></a>00248 <span class="preprocessor">#else</span>
<a name="l00249"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#abdd213f3e31d1e15d26d245d9b316f51">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG013(offset) (0x0000050000000034ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a2207fc411eca2d79b98d747448ebb29b">CVMX_PCIEEPVFX_CFG015</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00253"></a>00253 {
<a name="l00254"></a>00254     <span class="keywordflow">if</span> (!(
<a name="l00255"></a>00255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00256"></a>00256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00258"></a>00258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00259"></a>00259         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG015(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00260"></a>00260     <span class="keywordflow">return</span> 0x000005000000003Cull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 <span class="preprocessor">#else</span>
<a name="l00263"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a2207fc411eca2d79b98d747448ebb29b">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG015(offset) (0x000005000000003Cull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac419ca325c73d126be7936758d098511">CVMX_PCIEEPVFX_CFG028</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(
<a name="l00269"></a>00269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00270"></a>00270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00271"></a>00271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00273"></a>00273         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG028(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00274"></a>00274     <span class="keywordflow">return</span> 0x0000050000000070ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00275"></a>00275 }
<a name="l00276"></a>00276 <span class="preprocessor">#else</span>
<a name="l00277"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac419ca325c73d126be7936758d098511">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG028(offset) (0x0000050000000070ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a2aebc8b3757cb61a45686de6a1471c46">CVMX_PCIEEPVFX_CFG029</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00281"></a>00281 {
<a name="l00282"></a>00282     <span class="keywordflow">if</span> (!(
<a name="l00283"></a>00283           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00284"></a>00284           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00285"></a>00285           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00286"></a>00286           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00287"></a>00287         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG029(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00288"></a>00288     <span class="keywordflow">return</span> 0x0000050000000074ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00289"></a>00289 }
<a name="l00290"></a>00290 <span class="preprocessor">#else</span>
<a name="l00291"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a2aebc8b3757cb61a45686de6a1471c46">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG029(offset) (0x0000050000000074ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#ae567a395543ac736ae5d769c679b9ad1">CVMX_PCIEEPVFX_CFG030</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00295"></a>00295 {
<a name="l00296"></a>00296     <span class="keywordflow">if</span> (!(
<a name="l00297"></a>00297           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00298"></a>00298           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00299"></a>00299           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00300"></a>00300           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00301"></a>00301         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG030(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00302"></a>00302     <span class="keywordflow">return</span> 0x0000050000000078ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00303"></a>00303 }
<a name="l00304"></a>00304 <span class="preprocessor">#else</span>
<a name="l00305"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ae567a395543ac736ae5d769c679b9ad1">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG030(offset) (0x0000050000000078ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#ad668005d5ee3ec7183762fc4bc82703e">CVMX_PCIEEPVFX_CFG031</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00309"></a>00309 {
<a name="l00310"></a>00310     <span class="keywordflow">if</span> (!(
<a name="l00311"></a>00311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00313"></a>00313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00314"></a>00314           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00315"></a>00315         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG031(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00316"></a>00316     <span class="keywordflow">return</span> 0x000005000000007Cull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00317"></a>00317 }
<a name="l00318"></a>00318 <span class="preprocessor">#else</span>
<a name="l00319"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ad668005d5ee3ec7183762fc4bc82703e">00319</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG031(offset) (0x000005000000007Cull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a22735df1e696385a904555ac40ce1170">CVMX_PCIEEPVFX_CFG032</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00323"></a>00323 {
<a name="l00324"></a>00324     <span class="keywordflow">if</span> (!(
<a name="l00325"></a>00325           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00326"></a>00326           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00327"></a>00327           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00328"></a>00328           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00329"></a>00329         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG032(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00330"></a>00330     <span class="keywordflow">return</span> 0x0000050000000080ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00331"></a>00331 }
<a name="l00332"></a>00332 <span class="preprocessor">#else</span>
<a name="l00333"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a22735df1e696385a904555ac40ce1170">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG032(offset) (0x0000050000000080ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a01ee3318d5975bf77ee601a1fb7dfc7c">CVMX_PCIEEPVFX_CFG037</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00337"></a>00337 {
<a name="l00338"></a>00338     <span class="keywordflow">if</span> (!(
<a name="l00339"></a>00339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00340"></a>00340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00341"></a>00341           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00342"></a>00342           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00343"></a>00343         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG037(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00344"></a>00344     <span class="keywordflow">return</span> 0x0000050000000094ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00345"></a>00345 }
<a name="l00346"></a>00346 <span class="preprocessor">#else</span>
<a name="l00347"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a01ee3318d5975bf77ee601a1fb7dfc7c">00347</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG037(offset) (0x0000050000000094ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a23eb0e2b06dd3dbc925032cb01969f61">CVMX_PCIEEPVFX_CFG038</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00351"></a>00351 {
<a name="l00352"></a>00352     <span class="keywordflow">if</span> (!(
<a name="l00353"></a>00353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00354"></a>00354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00355"></a>00355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG038(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> 0x0000050000000098ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a23eb0e2b06dd3dbc925032cb01969f61">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG038(offset) (0x0000050000000098ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#aabc2e7c8f3e2907eb932ff606051fc2f">CVMX_PCIEEPVFX_CFG039</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00369"></a>00369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00370"></a>00370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00371"></a>00371         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG039(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00372"></a>00372     <span class="keywordflow">return</span> 0x000005000000009Cull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00373"></a>00373 }
<a name="l00374"></a>00374 <span class="preprocessor">#else</span>
<a name="l00375"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#aabc2e7c8f3e2907eb932ff606051fc2f">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG039(offset) (0x000005000000009Cull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a2f16779535f4097bad8227fc6cc14acd">CVMX_PCIEEPVFX_CFG040</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00379"></a>00379 {
<a name="l00380"></a>00380     <span class="keywordflow">if</span> (!(
<a name="l00381"></a>00381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00382"></a>00382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00383"></a>00383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00385"></a>00385         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG040(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00386"></a>00386     <span class="keywordflow">return</span> 0x00000500000000A0ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00387"></a>00387 }
<a name="l00388"></a>00388 <span class="preprocessor">#else</span>
<a name="l00389"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a2f16779535f4097bad8227fc6cc14acd">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG040(offset) (0x00000500000000A0ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5702837ee6a337c83820af35bae5dc4d">CVMX_PCIEEPVFX_CFG044</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00393"></a>00393 {
<a name="l00394"></a>00394     <span class="keywordflow">if</span> (!(
<a name="l00395"></a>00395           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00396"></a>00396           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00397"></a>00397           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00398"></a>00398           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00399"></a>00399         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG044(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00400"></a>00400     <span class="keywordflow">return</span> 0x00000500000000B0ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00401"></a>00401 }
<a name="l00402"></a>00402 <span class="preprocessor">#else</span>
<a name="l00403"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5702837ee6a337c83820af35bae5dc4d">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG044(offset) (0x00000500000000B0ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a8b9ffb3089240c432dd218ace4aa1595">CVMX_PCIEEPVFX_CFG045</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00407"></a>00407 {
<a name="l00408"></a>00408     <span class="keywordflow">if</span> (!(
<a name="l00409"></a>00409           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00410"></a>00410           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00412"></a>00412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00413"></a>00413         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG045(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00414"></a>00414     <span class="keywordflow">return</span> 0x00000500000000B4ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00415"></a>00415 }
<a name="l00416"></a>00416 <span class="preprocessor">#else</span>
<a name="l00417"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a8b9ffb3089240c432dd218ace4aa1595">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG045(offset) (0x00000500000000B4ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5be8b180b881bdd62d2777c21b1de4b3">CVMX_PCIEEPVFX_CFG046</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00421"></a>00421 {
<a name="l00422"></a>00422     <span class="keywordflow">if</span> (!(
<a name="l00423"></a>00423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00424"></a>00424           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00425"></a>00425           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00426"></a>00426           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00427"></a>00427         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG046(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00428"></a>00428     <span class="keywordflow">return</span> 0x00000500000000B8ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00429"></a>00429 }
<a name="l00430"></a>00430 <span class="preprocessor">#else</span>
<a name="l00431"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5be8b180b881bdd62d2777c21b1de4b3">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG046(offset) (0x00000500000000B8ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac173a10b4d671ae2a628cbf1edf7f11a">CVMX_PCIEEPVFX_CFG064</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00435"></a>00435 {
<a name="l00436"></a>00436     <span class="keywordflow">if</span> (!(
<a name="l00437"></a>00437           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00438"></a>00438           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00439"></a>00439           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00440"></a>00440           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00441"></a>00441         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG064(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00442"></a>00442     <span class="keywordflow">return</span> 0x0000050000000100ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00443"></a>00443 }
<a name="l00444"></a>00444 <span class="preprocessor">#else</span>
<a name="l00445"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac173a10b4d671ae2a628cbf1edf7f11a">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG064(offset) (0x0000050000000100ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pcieepvfx-defs_8h.html#aaccaf1c7fba4eb86903d8f89d6a022a0">CVMX_PCIEEPVFX_CFG065</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00449"></a>00449 {
<a name="l00450"></a>00450     <span class="keywordflow">if</span> (!(
<a name="l00451"></a>00451           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2) || (offset == 4))) ||
<a name="l00452"></a>00452           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00453"></a>00453           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00454"></a>00454           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00455"></a>00455         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCIEEPVFX_CFG065(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00456"></a>00456     <span class="keywordflow">return</span> 0x0000050000000104ull + ((offset) &amp; 7) * 0x100000000ull;
<a name="l00457"></a>00457 }
<a name="l00458"></a>00458 <span class="preprocessor">#else</span>
<a name="l00459"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#aaccaf1c7fba4eb86903d8f89d6a022a0">00459</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIEEPVFX_CFG065(offset) (0x0000050000000104ull + ((offset) &amp; 7) * 0x100000000ull)</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00462"></a>00462 <span class="comment">/**</span>
<a name="l00463"></a>00463 <span class="comment"> * cvmx_pcieepvf#_cfg000</span>
<a name="l00464"></a>00464 <span class="comment"> *</span>
<a name="l00465"></a>00465 <span class="comment"> * This register contains the first 32-bits of PCIe type 0 configuration space.</span>
<a name="l00466"></a>00466 <span class="comment"> *</span>
<a name="l00467"></a>00467 <span class="comment"> */</span>
<a name="l00468"></a><a class="code" href="unioncvmx__pcieepvfx__cfg000.html">00468</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg000.html" title="cvmx_pcieepvf::_cfg000">cvmx_pcieepvfx_cfg000</a> {
<a name="l00469"></a><a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a3dc23be71d811a5a99d1c0efa93dd9f7">00469</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a3dc23be71d811a5a99d1c0efa93dd9f7">u32</a>;
<a name="l00470"></a><a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html">00470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html">cvmx_pcieepvfx_cfg000_s</a> {
<a name="l00471"></a>00471 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html#a4cb8bcb9ed48497019d66ba26640542c">devid</a>                        : 16; <span class="comment">/**&lt; VF Device ID. */</span>
<a name="l00473"></a>00473     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html#a13113bdb2508ec9a5c129b8066f769aa">vendid</a>                       : 16; <span class="comment">/**&lt; VF Vendor ID. */</span>
<a name="l00474"></a>00474 <span class="preprocessor">#else</span>
<a name="l00475"></a><a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html#a13113bdb2508ec9a5c129b8066f769aa">00475</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html#a13113bdb2508ec9a5c129b8066f769aa">vendid</a>                       : 16;
<a name="l00476"></a><a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html#a4cb8bcb9ed48497019d66ba26640542c">00476</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html#a4cb8bcb9ed48497019d66ba26640542c">devid</a>                        : 16;
<a name="l00477"></a>00477 <span class="preprocessor">#endif</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a0442b7ea54a4526b531bb7a8f0cf571c">s</a>;
<a name="l00479"></a><a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a87a09974388682a31f036487e4c36504">00479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html">cvmx_pcieepvfx_cfg000_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a87a09974388682a31f036487e4c36504">cn73xx</a>;
<a name="l00480"></a><a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a7efe9983cd9e946a0a7b7336ac6b53fe">00480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html">cvmx_pcieepvfx_cfg000_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a7efe9983cd9e946a0a7b7336ac6b53fe">cn78xx</a>;
<a name="l00481"></a><a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a0968834ef18728fb3b5cfd614754ee51">00481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html">cvmx_pcieepvfx_cfg000_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a0968834ef18728fb3b5cfd614754ee51">cn78xxp1</a>;
<a name="l00482"></a><a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a2d99849490b69fbd58290376cdace71b">00482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg000_1_1cvmx__pcieepvfx__cfg000__s.html">cvmx_pcieepvfx_cfg000_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg000.html#a2d99849490b69fbd58290376cdace71b">cnf75xx</a>;
<a name="l00483"></a>00483 };
<a name="l00484"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a089636c13b384b952304cafeb5d2f6db">00484</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg000.html" title="cvmx_pcieepvf::_cfg000">cvmx_pcieepvfx_cfg000</a> <a class="code" href="unioncvmx__pcieepvfx__cfg000.html" title="cvmx_pcieepvf::_cfg000">cvmx_pcieepvfx_cfg000_t</a>;
<a name="l00485"></a>00485 <span class="comment"></span>
<a name="l00486"></a>00486 <span class="comment">/**</span>
<a name="l00487"></a>00487 <span class="comment"> * cvmx_pcieepvf#_cfg001</span>
<a name="l00488"></a>00488 <span class="comment"> *</span>
<a name="l00489"></a>00489 <span class="comment"> * This register contains the second 32-bits of PCIe type 0 configuration space.</span>
<a name="l00490"></a>00490 <span class="comment"> *</span>
<a name="l00491"></a>00491 <span class="comment"> */</span>
<a name="l00492"></a><a class="code" href="unioncvmx__pcieepvfx__cfg001.html">00492</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg001.html" title="cvmx_pcieepvf::_cfg001">cvmx_pcieepvfx_cfg001</a> {
<a name="l00493"></a><a class="code" href="unioncvmx__pcieepvfx__cfg001.html#aef392da2ec46e2a85830189752a924a7">00493</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg001.html#aef392da2ec46e2a85830189752a924a7">u32</a>;
<a name="l00494"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html">00494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html">cvmx_pcieepvfx_cfg001_s</a> {
<a name="l00495"></a>00495 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a9682b823d59207cab57c1ab7859c6db5">dpe</a>                          : 1;  <span class="comment">/**&lt; Detected parity error. */</span>
<a name="l00497"></a>00497     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#aea056838d0ba0177965be4ae29c6665c">sse</a>                          : 1;  <span class="comment">/**&lt; Signaled system error. */</span>
<a name="l00498"></a>00498     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#aabc63effff3ca4d59e317d3d2730287a">rma</a>                          : 1;  <span class="comment">/**&lt; Received master abort. */</span>
<a name="l00499"></a>00499     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#ad3a7993fd64aae0b8b128bbc6fadcf92">rta</a>                          : 1;  <span class="comment">/**&lt; Received target abort. */</span>
<a name="l00500"></a>00500     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a7ee2e4ff284936e4225daecccddb7b30">sta</a>                          : 1;  <span class="comment">/**&lt; Signaled target abort. */</span>
<a name="l00501"></a>00501     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a97730dad41d8588b818f4f74c7190f5a">devt</a>                         : 2;  <span class="comment">/**&lt; DEVSEL timing. Not applicable for PCI Express. Hardwired to 0x0. */</span>
<a name="l00502"></a>00502     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a190a05238800a8e21309bbb6ac1260a6">mdpe</a>                         : 1;  <span class="comment">/**&lt; Master data parity error. */</span>
<a name="l00503"></a>00503     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a454213ce1e591b8ff3abf76aeab214c3">fbb</a>                          : 1;  <span class="comment">/**&lt; Fast back-to-back capable. Not applicable for PCI Express. Hardwired to 0. */</span>
<a name="l00504"></a>00504     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a11653d7653ca91491f87dd7743041558">reserved_22_22</a>               : 1;
<a name="l00505"></a>00505     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a5bad20b6ff1dac93c2ab273656e8b2b4">m66</a>                          : 1;  <span class="comment">/**&lt; 66 MHz capable. Not applicable for PCI Express. Hardwired to 0. */</span>
<a name="l00506"></a>00506     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a64b28ef7ff85fae10167a2618c1525ee">cl</a>                           : 1;  <span class="comment">/**&lt; Capabilities list. Indicates presence of an extended capability item. Hardwired to 1. */</span>
<a name="l00507"></a>00507     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a6dd1f4f80306f113526e01975987038a">i_stat</a>                       : 1;  <span class="comment">/**&lt; INTx status. Not applicable for SR-IOV.  Hardwired to 0. */</span>
<a name="l00508"></a>00508     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#abe27ea53625950d8aadffafce59c7121">reserved_11_18</a>               : 8;
<a name="l00509"></a>00509     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a374f6cd70c080b46016dd50387066994">i_dis</a>                        : 1;  <span class="comment">/**&lt; VF read-only zero. */</span>
<a name="l00510"></a>00510     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a5e518d4ea06c3ef88b8735f37bd89695">fbbe</a>                         : 1;  <span class="comment">/**&lt; Fast back-to-back transaction enable. Not applicable for PCI Express. Must be hardwired to 0. */</span>
<a name="l00511"></a>00511     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a50325c6df01c85095d0d3284aae0b512">see</a>                          : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG001[SEE]. */</span>
<a name="l00512"></a>00512     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#ab87edce38272d1674d920d7598e70565">ids_wcc</a>                      : 1;  <span class="comment">/**&lt; IDSEL stepping/wait cycle control. Not applicable for PCI Express. Must be hardwired to 0. */</span>
<a name="l00513"></a>00513     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a910fd9892b3c14ef6dd27095d7dbd7eb">per</a>                          : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG001[PER]. */</span>
<a name="l00514"></a>00514     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a313cc62afb697613473b616ec7bc404c">vps</a>                          : 1;  <span class="comment">/**&lt; VGA palette snoop. Not applicable for PCI Express. Must be hardwired to 0. */</span>
<a name="l00515"></a>00515     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a45a2fdd76d55191f97f91008822309b8">mwice</a>                        : 1;  <span class="comment">/**&lt; Memory write and invalidate. Not applicable for PCI Express. Must be hardwired to 0. */</span>
<a name="l00516"></a>00516     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a9d3699655117b6dff9b52c09166f9270">scse</a>                         : 1;  <span class="comment">/**&lt; Special cycle enable. Not applicable for PCI Express. Must be hardwired to 0. */</span>
<a name="l00517"></a>00517     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a2e388af94df3720271bb7a4b989d45a4">me</a>                           : 1;  <span class="comment">/**&lt; Bus master enable. If the VF tries to master the bus when this bit is not set,</span>
<a name="l00518"></a>00518 <span class="comment">                                                         the request is discarded. A interrupt will be generated setting</span>
<a name="l00519"></a>00519 <span class="comment">                                                         PEM()_DBG_INFO[BMD_E].</span>
<a name="l00520"></a>00520 <span class="comment">                                                         Transactions are dropped in the Client.  Non-posted transactions returns a SWI_RSP_ERROR</span>
<a name="l00521"></a>00521 <span class="comment">                                                         to SLI/DPI/NQM soon thereafter.</span>
<a name="l00522"></a>00522 <span class="comment">                                                         Bus master enable mimics the behavior of PEM()_FLR_PF0_VF_STOPREQ. */</span>
<a name="l00523"></a>00523     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#abbe0e12e3875c8cd1e08fee1f3dd80ac">msae</a>                         : 1;  <span class="comment">/**&lt; VF read-only zero. */</span>
<a name="l00524"></a>00524     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a73b0aced4ed6b2ac3529593e88f339ff">isae</a>                         : 1;  <span class="comment">/**&lt; VF read-only zero. */</span>
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a73b0aced4ed6b2ac3529593e88f339ff">00526</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a73b0aced4ed6b2ac3529593e88f339ff">isae</a>                         : 1;
<a name="l00527"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#abbe0e12e3875c8cd1e08fee1f3dd80ac">00527</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#abbe0e12e3875c8cd1e08fee1f3dd80ac">msae</a>                         : 1;
<a name="l00528"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a2e388af94df3720271bb7a4b989d45a4">00528</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a2e388af94df3720271bb7a4b989d45a4">me</a>                           : 1;
<a name="l00529"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a9d3699655117b6dff9b52c09166f9270">00529</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a9d3699655117b6dff9b52c09166f9270">scse</a>                         : 1;
<a name="l00530"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a45a2fdd76d55191f97f91008822309b8">00530</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a45a2fdd76d55191f97f91008822309b8">mwice</a>                        : 1;
<a name="l00531"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a313cc62afb697613473b616ec7bc404c">00531</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a313cc62afb697613473b616ec7bc404c">vps</a>                          : 1;
<a name="l00532"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a910fd9892b3c14ef6dd27095d7dbd7eb">00532</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a910fd9892b3c14ef6dd27095d7dbd7eb">per</a>                          : 1;
<a name="l00533"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#ab87edce38272d1674d920d7598e70565">00533</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#ab87edce38272d1674d920d7598e70565">ids_wcc</a>                      : 1;
<a name="l00534"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a50325c6df01c85095d0d3284aae0b512">00534</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a50325c6df01c85095d0d3284aae0b512">see</a>                          : 1;
<a name="l00535"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a5e518d4ea06c3ef88b8735f37bd89695">00535</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a5e518d4ea06c3ef88b8735f37bd89695">fbbe</a>                         : 1;
<a name="l00536"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a374f6cd70c080b46016dd50387066994">00536</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a374f6cd70c080b46016dd50387066994">i_dis</a>                        : 1;
<a name="l00537"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#abe27ea53625950d8aadffafce59c7121">00537</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#abe27ea53625950d8aadffafce59c7121">reserved_11_18</a>               : 8;
<a name="l00538"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a6dd1f4f80306f113526e01975987038a">00538</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a6dd1f4f80306f113526e01975987038a">i_stat</a>                       : 1;
<a name="l00539"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a64b28ef7ff85fae10167a2618c1525ee">00539</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a64b28ef7ff85fae10167a2618c1525ee">cl</a>                           : 1;
<a name="l00540"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a5bad20b6ff1dac93c2ab273656e8b2b4">00540</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a5bad20b6ff1dac93c2ab273656e8b2b4">m66</a>                          : 1;
<a name="l00541"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a11653d7653ca91491f87dd7743041558">00541</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a11653d7653ca91491f87dd7743041558">reserved_22_22</a>               : 1;
<a name="l00542"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a454213ce1e591b8ff3abf76aeab214c3">00542</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a454213ce1e591b8ff3abf76aeab214c3">fbb</a>                          : 1;
<a name="l00543"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a190a05238800a8e21309bbb6ac1260a6">00543</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a190a05238800a8e21309bbb6ac1260a6">mdpe</a>                         : 1;
<a name="l00544"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a97730dad41d8588b818f4f74c7190f5a">00544</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a97730dad41d8588b818f4f74c7190f5a">devt</a>                         : 2;
<a name="l00545"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a7ee2e4ff284936e4225daecccddb7b30">00545</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a7ee2e4ff284936e4225daecccddb7b30">sta</a>                          : 1;
<a name="l00546"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#ad3a7993fd64aae0b8b128bbc6fadcf92">00546</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#ad3a7993fd64aae0b8b128bbc6fadcf92">rta</a>                          : 1;
<a name="l00547"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#aabc63effff3ca4d59e317d3d2730287a">00547</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#aabc63effff3ca4d59e317d3d2730287a">rma</a>                          : 1;
<a name="l00548"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#aea056838d0ba0177965be4ae29c6665c">00548</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#aea056838d0ba0177965be4ae29c6665c">sse</a>                          : 1;
<a name="l00549"></a><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a9682b823d59207cab57c1ab7859c6db5">00549</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html#a9682b823d59207cab57c1ab7859c6db5">dpe</a>                          : 1;
<a name="l00550"></a>00550 <span class="preprocessor">#endif</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg001.html#a1521295198e5ee91ad828cf35a77788a">s</a>;
<a name="l00552"></a><a class="code" href="unioncvmx__pcieepvfx__cfg001.html#a29031f9e23bdfb8d1914ba31728250bd">00552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html">cvmx_pcieepvfx_cfg001_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg001.html#a29031f9e23bdfb8d1914ba31728250bd">cn73xx</a>;
<a name="l00553"></a><a class="code" href="unioncvmx__pcieepvfx__cfg001.html#a1682b1609fd6fe4f7b1fd54531831037">00553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html">cvmx_pcieepvfx_cfg001_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg001.html#a1682b1609fd6fe4f7b1fd54531831037">cn78xx</a>;
<a name="l00554"></a><a class="code" href="unioncvmx__pcieepvfx__cfg001.html#a0c4f07af3da5f84721ea884855370013">00554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html">cvmx_pcieepvfx_cfg001_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg001.html#a0c4f07af3da5f84721ea884855370013">cn78xxp1</a>;
<a name="l00555"></a><a class="code" href="unioncvmx__pcieepvfx__cfg001.html#a2f16a6b6970c9cde1d24b036ecd4e1fe">00555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg001_1_1cvmx__pcieepvfx__cfg001__s.html">cvmx_pcieepvfx_cfg001_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg001.html#a2f16a6b6970c9cde1d24b036ecd4e1fe">cnf75xx</a>;
<a name="l00556"></a>00556 };
<a name="l00557"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a02e4cec7b52a029f0a4da173fd4b5eb8">00557</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg001.html" title="cvmx_pcieepvf::_cfg001">cvmx_pcieepvfx_cfg001</a> <a class="code" href="unioncvmx__pcieepvfx__cfg001.html" title="cvmx_pcieepvf::_cfg001">cvmx_pcieepvfx_cfg001_t</a>;
<a name="l00558"></a>00558 <span class="comment"></span>
<a name="l00559"></a>00559 <span class="comment">/**</span>
<a name="l00560"></a>00560 <span class="comment"> * cvmx_pcieepvf#_cfg002</span>
<a name="l00561"></a>00561 <span class="comment"> *</span>
<a name="l00562"></a>00562 <span class="comment"> * This register contains the third 32-bits of PCIe type 0 configuration space.</span>
<a name="l00563"></a>00563 <span class="comment"> *</span>
<a name="l00564"></a>00564 <span class="comment"> */</span>
<a name="l00565"></a><a class="code" href="unioncvmx__pcieepvfx__cfg002.html">00565</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg002.html" title="cvmx_pcieepvf::_cfg002">cvmx_pcieepvfx_cfg002</a> {
<a name="l00566"></a><a class="code" href="unioncvmx__pcieepvfx__cfg002.html#aaee957420befde8b8d5f86cf0ae365ac">00566</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg002.html#aaee957420befde8b8d5f86cf0ae365ac">u32</a>;
<a name="l00567"></a><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html">00567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html">cvmx_pcieepvfx_cfg002_s</a> {
<a name="l00568"></a>00568 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a3cf072f56b7ba0aefe06cbe16e208406">bcc</a>                          : 8;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG002[BCC]. */</span>
<a name="l00570"></a>00570     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a2d283a73be982ad89fa66f3b2adbbaf7">sc</a>                           : 8;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG002[SC]. */</span>
<a name="l00571"></a>00571     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a87597b933183e71a29546358a43ef24b">pi</a>                           : 8;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG002[PI]. */</span>
<a name="l00572"></a>00572     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a214f0020dddfc9d57648845395f3a9a6">rid</a>                          : 8;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEP()_CFG002[RID]. */</span>
<a name="l00573"></a>00573 <span class="preprocessor">#else</span>
<a name="l00574"></a><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a214f0020dddfc9d57648845395f3a9a6">00574</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a214f0020dddfc9d57648845395f3a9a6">rid</a>                          : 8;
<a name="l00575"></a><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a87597b933183e71a29546358a43ef24b">00575</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a87597b933183e71a29546358a43ef24b">pi</a>                           : 8;
<a name="l00576"></a><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a2d283a73be982ad89fa66f3b2adbbaf7">00576</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a2d283a73be982ad89fa66f3b2adbbaf7">sc</a>                           : 8;
<a name="l00577"></a><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a3cf072f56b7ba0aefe06cbe16e208406">00577</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html#a3cf072f56b7ba0aefe06cbe16e208406">bcc</a>                          : 8;
<a name="l00578"></a>00578 <span class="preprocessor">#endif</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg002.html#adc1bbbf6164352df4493680ff1531b17">s</a>;
<a name="l00580"></a><a class="code" href="unioncvmx__pcieepvfx__cfg002.html#a524f98eee221296a6b6f5b3e6dbc5eb5">00580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html">cvmx_pcieepvfx_cfg002_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg002.html#a524f98eee221296a6b6f5b3e6dbc5eb5">cn73xx</a>;
<a name="l00581"></a><a class="code" href="unioncvmx__pcieepvfx__cfg002.html#ac98d0b2b0a3851f229f1be8b1d04608f">00581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html">cvmx_pcieepvfx_cfg002_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg002.html#ac98d0b2b0a3851f229f1be8b1d04608f">cn78xx</a>;
<a name="l00582"></a><a class="code" href="unioncvmx__pcieepvfx__cfg002.html#ae2d55f12ae8aba50ff9121bae2364b6b">00582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html">cvmx_pcieepvfx_cfg002_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg002.html#ae2d55f12ae8aba50ff9121bae2364b6b">cn78xxp1</a>;
<a name="l00583"></a><a class="code" href="unioncvmx__pcieepvfx__cfg002.html#aa2a3581154ea6d604dcdedbb64be4973">00583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg002_1_1cvmx__pcieepvfx__cfg002__s.html">cvmx_pcieepvfx_cfg002_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg002.html#aa2a3581154ea6d604dcdedbb64be4973">cnf75xx</a>;
<a name="l00584"></a>00584 };
<a name="l00585"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5f4ea4c1fb8d27eb29dfb0b7b3847b77">00585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg002.html" title="cvmx_pcieepvf::_cfg002">cvmx_pcieepvfx_cfg002</a> <a class="code" href="unioncvmx__pcieepvfx__cfg002.html" title="cvmx_pcieepvf::_cfg002">cvmx_pcieepvfx_cfg002_t</a>;
<a name="l00586"></a>00586 <span class="comment"></span>
<a name="l00587"></a>00587 <span class="comment">/**</span>
<a name="l00588"></a>00588 <span class="comment"> * cvmx_pcieepvf#_cfg003</span>
<a name="l00589"></a>00589 <span class="comment"> *</span>
<a name="l00590"></a>00590 <span class="comment"> * This register contains the fourth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00591"></a>00591 <span class="comment"> *</span>
<a name="l00592"></a>00592 <span class="comment"> */</span>
<a name="l00593"></a><a class="code" href="unioncvmx__pcieepvfx__cfg003.html">00593</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg003.html" title="cvmx_pcieepvf::_cfg003">cvmx_pcieepvfx_cfg003</a> {
<a name="l00594"></a><a class="code" href="unioncvmx__pcieepvfx__cfg003.html#a6cdfb4fcc3033f57a4e9b0e41ae874e8">00594</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg003.html#a6cdfb4fcc3033f57a4e9b0e41ae874e8">u32</a>;
<a name="l00595"></a><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html">00595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html">cvmx_pcieepvfx_cfg003_s</a> {
<a name="l00596"></a>00596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#a627f6c9ee9ee71c64ff1e2743385e136">bist</a>                         : 8;  <span class="comment">/**&lt; The BIST register functions are not supported. All 8 bits of the BIST register are</span>
<a name="l00598"></a>00598 <span class="comment">                                                         hardwired to 0x0. */</span>
<a name="l00599"></a>00599     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#a7b47de58e4bfddb1b98aaaa480f25631">mfd</a>                          : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG003[MFD]. */</span>
<a name="l00600"></a>00600     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#a5fbffcc01250bf929adadafe754573fc">chf</a>                          : 7;  <span class="comment">/**&lt; Configuration header format. Hardwired to 0x0 for type 0. */</span>
<a name="l00601"></a>00601     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#aaa5d9f1f6f1fed6ba8ec2af9d301093a">lt</a>                           : 8;  <span class="comment">/**&lt; Master latency timer. Not applicable for PCI Express, hardwired to 0x0. */</span>
<a name="l00602"></a>00602     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#ad37c773122436e6d312fbd2520c6075f">cls</a>                          : 8;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG003[CLS].</span>
<a name="l00603"></a>00603 <span class="comment">                                                         The cache line size register is R/W for legacy compatibility purposes and</span>
<a name="l00604"></a>00604 <span class="comment">                                                         is not applicable to PCI Express device functionality. Writing to the cache line size</span>
<a name="l00605"></a>00605 <span class="comment">                                                         register does not impact functionality of the PCI Express bus. */</span>
<a name="l00606"></a>00606 <span class="preprocessor">#else</span>
<a name="l00607"></a><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#ad37c773122436e6d312fbd2520c6075f">00607</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#ad37c773122436e6d312fbd2520c6075f">cls</a>                          : 8;
<a name="l00608"></a><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#aaa5d9f1f6f1fed6ba8ec2af9d301093a">00608</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#aaa5d9f1f6f1fed6ba8ec2af9d301093a">lt</a>                           : 8;
<a name="l00609"></a><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#a5fbffcc01250bf929adadafe754573fc">00609</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#a5fbffcc01250bf929adadafe754573fc">chf</a>                          : 7;
<a name="l00610"></a><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#a7b47de58e4bfddb1b98aaaa480f25631">00610</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#a7b47de58e4bfddb1b98aaaa480f25631">mfd</a>                          : 1;
<a name="l00611"></a><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#a627f6c9ee9ee71c64ff1e2743385e136">00611</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html#a627f6c9ee9ee71c64ff1e2743385e136">bist</a>                         : 8;
<a name="l00612"></a>00612 <span class="preprocessor">#endif</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg003.html#aafb00498e445ced83e149bc238628e5f">s</a>;
<a name="l00614"></a><a class="code" href="unioncvmx__pcieepvfx__cfg003.html#a01d5b8d316ab67e912e97fd408934d26">00614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html">cvmx_pcieepvfx_cfg003_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg003.html#a01d5b8d316ab67e912e97fd408934d26">cn73xx</a>;
<a name="l00615"></a><a class="code" href="unioncvmx__pcieepvfx__cfg003.html#aef661d4348f91bd4c4c0f16fc923afe0">00615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html">cvmx_pcieepvfx_cfg003_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg003.html#aef661d4348f91bd4c4c0f16fc923afe0">cn78xx</a>;
<a name="l00616"></a><a class="code" href="unioncvmx__pcieepvfx__cfg003.html#a8521e0178739b9d67abe038431c95558">00616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html">cvmx_pcieepvfx_cfg003_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg003.html#a8521e0178739b9d67abe038431c95558">cn78xxp1</a>;
<a name="l00617"></a><a class="code" href="unioncvmx__pcieepvfx__cfg003.html#a36f9752d68da8ddf8827ede8d31897c0">00617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg003_1_1cvmx__pcieepvfx__cfg003__s.html">cvmx_pcieepvfx_cfg003_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg003.html#a36f9752d68da8ddf8827ede8d31897c0">cnf75xx</a>;
<a name="l00618"></a>00618 };
<a name="l00619"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a4f8f301dcfce97c8ed7c45b1f07d4387">00619</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg003.html" title="cvmx_pcieepvf::_cfg003">cvmx_pcieepvfx_cfg003</a> <a class="code" href="unioncvmx__pcieepvfx__cfg003.html" title="cvmx_pcieepvf::_cfg003">cvmx_pcieepvfx_cfg003_t</a>;
<a name="l00620"></a>00620 <span class="comment"></span>
<a name="l00621"></a>00621 <span class="comment">/**</span>
<a name="l00622"></a>00622 <span class="comment"> * cvmx_pcieepvf#_cfg004</span>
<a name="l00623"></a>00623 <span class="comment"> *</span>
<a name="l00624"></a>00624 <span class="comment"> * This register contains the fifth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00625"></a>00625 <span class="comment"> *</span>
<a name="l00626"></a>00626 <span class="comment"> */</span>
<a name="l00627"></a><a class="code" href="unioncvmx__pcieepvfx__cfg004.html">00627</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg004.html" title="cvmx_pcieepvf::_cfg004">cvmx_pcieepvfx_cfg004</a> {
<a name="l00628"></a><a class="code" href="unioncvmx__pcieepvfx__cfg004.html#a401022a1e7275c06f03971541b0900ca">00628</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg004.html#a401022a1e7275c06f03971541b0900ca">u32</a>;
<a name="l00629"></a><a class="code" href="structcvmx__pcieepvfx__cfg004_1_1cvmx__pcieepvfx__cfg004__s.html">00629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg004_1_1cvmx__pcieepvfx__cfg004__s.html">cvmx_pcieepvfx_cfg004_s</a> {
<a name="l00630"></a>00630 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg004_1_1cvmx__pcieepvfx__cfg004__s.html#a8d9de55336fa78049e3f7e577d3e7b36">reserved_0_31</a>                : 32;
<a name="l00632"></a>00632 <span class="preprocessor">#else</span>
<a name="l00633"></a><a class="code" href="structcvmx__pcieepvfx__cfg004_1_1cvmx__pcieepvfx__cfg004__s.html#a8d9de55336fa78049e3f7e577d3e7b36">00633</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg004_1_1cvmx__pcieepvfx__cfg004__s.html#a8d9de55336fa78049e3f7e577d3e7b36">reserved_0_31</a>                : 32;
<a name="l00634"></a>00634 <span class="preprocessor">#endif</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg004.html#a29baeabcaad5115384cba1e47d674b02">s</a>;
<a name="l00636"></a><a class="code" href="unioncvmx__pcieepvfx__cfg004.html#a8d6dcfe5a971004f332df05fb023414b">00636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg004_1_1cvmx__pcieepvfx__cfg004__s.html">cvmx_pcieepvfx_cfg004_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg004.html#a8d6dcfe5a971004f332df05fb023414b">cn73xx</a>;
<a name="l00637"></a><a class="code" href="unioncvmx__pcieepvfx__cfg004.html#ad68f66fa30a968e234add85450706008">00637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg004_1_1cvmx__pcieepvfx__cfg004__s.html">cvmx_pcieepvfx_cfg004_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg004.html#ad68f66fa30a968e234add85450706008">cn78xx</a>;
<a name="l00638"></a><a class="code" href="unioncvmx__pcieepvfx__cfg004.html#aed0e5108fb6efe3679a50af1ce05bcf2">00638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg004_1_1cvmx__pcieepvfx__cfg004__s.html">cvmx_pcieepvfx_cfg004_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg004.html#aed0e5108fb6efe3679a50af1ce05bcf2">cn78xxp1</a>;
<a name="l00639"></a><a class="code" href="unioncvmx__pcieepvfx__cfg004.html#abb498a12f5e4a953aaba3cb77ec457c6">00639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg004_1_1cvmx__pcieepvfx__cfg004__s.html">cvmx_pcieepvfx_cfg004_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg004.html#abb498a12f5e4a953aaba3cb77ec457c6">cnf75xx</a>;
<a name="l00640"></a>00640 };
<a name="l00641"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a5a9a9b08a9316b7445159b7f5279dd73">00641</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg004.html" title="cvmx_pcieepvf::_cfg004">cvmx_pcieepvfx_cfg004</a> <a class="code" href="unioncvmx__pcieepvfx__cfg004.html" title="cvmx_pcieepvf::_cfg004">cvmx_pcieepvfx_cfg004_t</a>;
<a name="l00642"></a>00642 <span class="comment"></span>
<a name="l00643"></a>00643 <span class="comment">/**</span>
<a name="l00644"></a>00644 <span class="comment"> * cvmx_pcieepvf#_cfg005</span>
<a name="l00645"></a>00645 <span class="comment"> *</span>
<a name="l00646"></a>00646 <span class="comment"> * This register contains the sixth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00647"></a>00647 <span class="comment"> *</span>
<a name="l00648"></a>00648 <span class="comment"> */</span>
<a name="l00649"></a><a class="code" href="unioncvmx__pcieepvfx__cfg005.html">00649</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg005.html" title="cvmx_pcieepvf::_cfg005">cvmx_pcieepvfx_cfg005</a> {
<a name="l00650"></a><a class="code" href="unioncvmx__pcieepvfx__cfg005.html#ab24dac5f81fb6ab4950e0884d75e80c0">00650</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg005.html#ab24dac5f81fb6ab4950e0884d75e80c0">u32</a>;
<a name="l00651"></a><a class="code" href="structcvmx__pcieepvfx__cfg005_1_1cvmx__pcieepvfx__cfg005__s.html">00651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg005_1_1cvmx__pcieepvfx__cfg005__s.html">cvmx_pcieepvfx_cfg005_s</a> {
<a name="l00652"></a>00652 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg005_1_1cvmx__pcieepvfx__cfg005__s.html#a38cffe79297a86be69702a2e53489f3b">reserved_0_31</a>                : 32;
<a name="l00654"></a>00654 <span class="preprocessor">#else</span>
<a name="l00655"></a><a class="code" href="structcvmx__pcieepvfx__cfg005_1_1cvmx__pcieepvfx__cfg005__s.html#a38cffe79297a86be69702a2e53489f3b">00655</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg005_1_1cvmx__pcieepvfx__cfg005__s.html#a38cffe79297a86be69702a2e53489f3b">reserved_0_31</a>                : 32;
<a name="l00656"></a>00656 <span class="preprocessor">#endif</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg005.html#a8d68d7700c528d957b7b6ca6038a781a">s</a>;
<a name="l00658"></a><a class="code" href="unioncvmx__pcieepvfx__cfg005.html#ab44299cedddbc1c82bfd20382a612604">00658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg005_1_1cvmx__pcieepvfx__cfg005__s.html">cvmx_pcieepvfx_cfg005_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg005.html#ab44299cedddbc1c82bfd20382a612604">cn73xx</a>;
<a name="l00659"></a><a class="code" href="unioncvmx__pcieepvfx__cfg005.html#a1ecdb14bc0c5cc94dbc04010482825c3">00659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg005_1_1cvmx__pcieepvfx__cfg005__s.html">cvmx_pcieepvfx_cfg005_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg005.html#a1ecdb14bc0c5cc94dbc04010482825c3">cn78xx</a>;
<a name="l00660"></a><a class="code" href="unioncvmx__pcieepvfx__cfg005.html#affed224d2928021e07f0808ca0e729db">00660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg005_1_1cvmx__pcieepvfx__cfg005__s.html">cvmx_pcieepvfx_cfg005_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg005.html#affed224d2928021e07f0808ca0e729db">cn78xxp1</a>;
<a name="l00661"></a><a class="code" href="unioncvmx__pcieepvfx__cfg005.html#a37160872e99f94be22d84aa6de61ebeb">00661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg005_1_1cvmx__pcieepvfx__cfg005__s.html">cvmx_pcieepvfx_cfg005_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg005.html#a37160872e99f94be22d84aa6de61ebeb">cnf75xx</a>;
<a name="l00662"></a>00662 };
<a name="l00663"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac414d5ee27273f44d94fdd57ae8796dc">00663</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg005.html" title="cvmx_pcieepvf::_cfg005">cvmx_pcieepvfx_cfg005</a> <a class="code" href="unioncvmx__pcieepvfx__cfg005.html" title="cvmx_pcieepvf::_cfg005">cvmx_pcieepvfx_cfg005_t</a>;
<a name="l00664"></a>00664 <span class="comment"></span>
<a name="l00665"></a>00665 <span class="comment">/**</span>
<a name="l00666"></a>00666 <span class="comment"> * cvmx_pcieepvf#_cfg006</span>
<a name="l00667"></a>00667 <span class="comment"> *</span>
<a name="l00668"></a>00668 <span class="comment"> * This register contains the seventh 32-bits of PCIe type 0 configuration space.</span>
<a name="l00669"></a>00669 <span class="comment"> *</span>
<a name="l00670"></a>00670 <span class="comment"> */</span>
<a name="l00671"></a><a class="code" href="unioncvmx__pcieepvfx__cfg006.html">00671</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg006.html" title="cvmx_pcieepvf::_cfg006">cvmx_pcieepvfx_cfg006</a> {
<a name="l00672"></a><a class="code" href="unioncvmx__pcieepvfx__cfg006.html#a77938ade0ba74031a7f263df34e72746">00672</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg006.html#a77938ade0ba74031a7f263df34e72746">u32</a>;
<a name="l00673"></a><a class="code" href="structcvmx__pcieepvfx__cfg006_1_1cvmx__pcieepvfx__cfg006__s.html">00673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg006_1_1cvmx__pcieepvfx__cfg006__s.html">cvmx_pcieepvfx_cfg006_s</a> {
<a name="l00674"></a>00674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg006_1_1cvmx__pcieepvfx__cfg006__s.html#aca0d0c071e48c02bd994868375a71922">reserved_0_31</a>                : 32;
<a name="l00676"></a>00676 <span class="preprocessor">#else</span>
<a name="l00677"></a><a class="code" href="structcvmx__pcieepvfx__cfg006_1_1cvmx__pcieepvfx__cfg006__s.html#aca0d0c071e48c02bd994868375a71922">00677</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg006_1_1cvmx__pcieepvfx__cfg006__s.html#aca0d0c071e48c02bd994868375a71922">reserved_0_31</a>                : 32;
<a name="l00678"></a>00678 <span class="preprocessor">#endif</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg006.html#a4dfbb30d245e36f0d3eda3e372b5b5cd">s</a>;
<a name="l00680"></a><a class="code" href="unioncvmx__pcieepvfx__cfg006.html#ab802474145a17537dcfcc0abc2af4640">00680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg006_1_1cvmx__pcieepvfx__cfg006__s.html">cvmx_pcieepvfx_cfg006_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg006.html#ab802474145a17537dcfcc0abc2af4640">cn73xx</a>;
<a name="l00681"></a><a class="code" href="unioncvmx__pcieepvfx__cfg006.html#a20399b3b4eb4a70c4d769839a474a8f9">00681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg006_1_1cvmx__pcieepvfx__cfg006__s.html">cvmx_pcieepvfx_cfg006_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg006.html#a20399b3b4eb4a70c4d769839a474a8f9">cn78xx</a>;
<a name="l00682"></a><a class="code" href="unioncvmx__pcieepvfx__cfg006.html#a54b692002efdd41ef5efd2d8807be14b">00682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg006_1_1cvmx__pcieepvfx__cfg006__s.html">cvmx_pcieepvfx_cfg006_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg006.html#a54b692002efdd41ef5efd2d8807be14b">cn78xxp1</a>;
<a name="l00683"></a><a class="code" href="unioncvmx__pcieepvfx__cfg006.html#ad617610a48bab8f9627d8bf52ff613a6">00683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg006_1_1cvmx__pcieepvfx__cfg006__s.html">cvmx_pcieepvfx_cfg006_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg006.html#ad617610a48bab8f9627d8bf52ff613a6">cnf75xx</a>;
<a name="l00684"></a>00684 };
<a name="l00685"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#abecdda6b7cd843ed9b1ebd75377c3f1d">00685</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg006.html" title="cvmx_pcieepvf::_cfg006">cvmx_pcieepvfx_cfg006</a> <a class="code" href="unioncvmx__pcieepvfx__cfg006.html" title="cvmx_pcieepvf::_cfg006">cvmx_pcieepvfx_cfg006_t</a>;
<a name="l00686"></a>00686 <span class="comment"></span>
<a name="l00687"></a>00687 <span class="comment">/**</span>
<a name="l00688"></a>00688 <span class="comment"> * cvmx_pcieepvf#_cfg007</span>
<a name="l00689"></a>00689 <span class="comment"> *</span>
<a name="l00690"></a>00690 <span class="comment"> * This register contains the eighth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00691"></a>00691 <span class="comment"> *</span>
<a name="l00692"></a>00692 <span class="comment"> */</span>
<a name="l00693"></a><a class="code" href="unioncvmx__pcieepvfx__cfg007.html">00693</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg007.html" title="cvmx_pcieepvf::_cfg007">cvmx_pcieepvfx_cfg007</a> {
<a name="l00694"></a><a class="code" href="unioncvmx__pcieepvfx__cfg007.html#a6b77eb79a0b843d20081af05b59353ba">00694</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg007.html#a6b77eb79a0b843d20081af05b59353ba">u32</a>;
<a name="l00695"></a><a class="code" href="structcvmx__pcieepvfx__cfg007_1_1cvmx__pcieepvfx__cfg007__s.html">00695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg007_1_1cvmx__pcieepvfx__cfg007__s.html">cvmx_pcieepvfx_cfg007_s</a> {
<a name="l00696"></a>00696 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg007_1_1cvmx__pcieepvfx__cfg007__s.html#a4861df0527ac8a8b6535118f8c306f12">reserved_0_31</a>                : 32;
<a name="l00698"></a>00698 <span class="preprocessor">#else</span>
<a name="l00699"></a><a class="code" href="structcvmx__pcieepvfx__cfg007_1_1cvmx__pcieepvfx__cfg007__s.html#a4861df0527ac8a8b6535118f8c306f12">00699</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg007_1_1cvmx__pcieepvfx__cfg007__s.html#a4861df0527ac8a8b6535118f8c306f12">reserved_0_31</a>                : 32;
<a name="l00700"></a>00700 <span class="preprocessor">#endif</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg007.html#ae856ab3a4eb47ebc13b71d7e175f9925">s</a>;
<a name="l00702"></a><a class="code" href="unioncvmx__pcieepvfx__cfg007.html#a43b6c667a9e7ef38854ec5237c3e1c96">00702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg007_1_1cvmx__pcieepvfx__cfg007__s.html">cvmx_pcieepvfx_cfg007_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg007.html#a43b6c667a9e7ef38854ec5237c3e1c96">cn73xx</a>;
<a name="l00703"></a><a class="code" href="unioncvmx__pcieepvfx__cfg007.html#a38213e30ab4d5d1bdcf28d0bbe95deec">00703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg007_1_1cvmx__pcieepvfx__cfg007__s.html">cvmx_pcieepvfx_cfg007_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg007.html#a38213e30ab4d5d1bdcf28d0bbe95deec">cn78xx</a>;
<a name="l00704"></a><a class="code" href="unioncvmx__pcieepvfx__cfg007.html#acd24c1976643dd2a48e61a059346e1e8">00704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg007_1_1cvmx__pcieepvfx__cfg007__s.html">cvmx_pcieepvfx_cfg007_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg007.html#acd24c1976643dd2a48e61a059346e1e8">cn78xxp1</a>;
<a name="l00705"></a><a class="code" href="unioncvmx__pcieepvfx__cfg007.html#a43f1e56d4a815c560da76c07fdc15ce7">00705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg007_1_1cvmx__pcieepvfx__cfg007__s.html">cvmx_pcieepvfx_cfg007_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg007.html#a43f1e56d4a815c560da76c07fdc15ce7">cnf75xx</a>;
<a name="l00706"></a>00706 };
<a name="l00707"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#af54cb61f1fd0388659e359f75b304626">00707</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg007.html" title="cvmx_pcieepvf::_cfg007">cvmx_pcieepvfx_cfg007</a> <a class="code" href="unioncvmx__pcieepvfx__cfg007.html" title="cvmx_pcieepvf::_cfg007">cvmx_pcieepvfx_cfg007_t</a>;
<a name="l00708"></a>00708 <span class="comment"></span>
<a name="l00709"></a>00709 <span class="comment">/**</span>
<a name="l00710"></a>00710 <span class="comment"> * cvmx_pcieepvf#_cfg008</span>
<a name="l00711"></a>00711 <span class="comment"> *</span>
<a name="l00712"></a>00712 <span class="comment"> * This register contains the ninth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00713"></a>00713 <span class="comment"> *</span>
<a name="l00714"></a>00714 <span class="comment"> */</span>
<a name="l00715"></a><a class="code" href="unioncvmx__pcieepvfx__cfg008.html">00715</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg008.html" title="cvmx_pcieepvf::_cfg008">cvmx_pcieepvfx_cfg008</a> {
<a name="l00716"></a><a class="code" href="unioncvmx__pcieepvfx__cfg008.html#a0a45852cdc1c6a46cf40ca9db4362538">00716</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg008.html#a0a45852cdc1c6a46cf40ca9db4362538">u32</a>;
<a name="l00717"></a><a class="code" href="structcvmx__pcieepvfx__cfg008_1_1cvmx__pcieepvfx__cfg008__s.html">00717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg008_1_1cvmx__pcieepvfx__cfg008__s.html">cvmx_pcieepvfx_cfg008_s</a> {
<a name="l00718"></a>00718 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg008_1_1cvmx__pcieepvfx__cfg008__s.html#ab8327c02a5b103547ae213fb4e97b32e">reserved_0_31</a>                : 32;
<a name="l00720"></a>00720 <span class="preprocessor">#else</span>
<a name="l00721"></a><a class="code" href="structcvmx__pcieepvfx__cfg008_1_1cvmx__pcieepvfx__cfg008__s.html#ab8327c02a5b103547ae213fb4e97b32e">00721</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg008_1_1cvmx__pcieepvfx__cfg008__s.html#ab8327c02a5b103547ae213fb4e97b32e">reserved_0_31</a>                : 32;
<a name="l00722"></a>00722 <span class="preprocessor">#endif</span>
<a name="l00723"></a>00723 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg008.html#ad7523793743e485999387c8ba50737b8">s</a>;
<a name="l00724"></a><a class="code" href="unioncvmx__pcieepvfx__cfg008.html#aa4f06cd203ab737ac05c4ce0fd6879e9">00724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg008_1_1cvmx__pcieepvfx__cfg008__s.html">cvmx_pcieepvfx_cfg008_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg008.html#aa4f06cd203ab737ac05c4ce0fd6879e9">cn73xx</a>;
<a name="l00725"></a><a class="code" href="unioncvmx__pcieepvfx__cfg008.html#ad5fd14061666259134b2976e6c6b6c1c">00725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg008_1_1cvmx__pcieepvfx__cfg008__s.html">cvmx_pcieepvfx_cfg008_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg008.html#ad5fd14061666259134b2976e6c6b6c1c">cn78xx</a>;
<a name="l00726"></a><a class="code" href="unioncvmx__pcieepvfx__cfg008.html#a019548c9c01255eadf6825145ef0cb6c">00726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg008_1_1cvmx__pcieepvfx__cfg008__s.html">cvmx_pcieepvfx_cfg008_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg008.html#a019548c9c01255eadf6825145ef0cb6c">cn78xxp1</a>;
<a name="l00727"></a><a class="code" href="unioncvmx__pcieepvfx__cfg008.html#a59fc755988c33ae045aa7adba0ff43ec">00727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg008_1_1cvmx__pcieepvfx__cfg008__s.html">cvmx_pcieepvfx_cfg008_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg008.html#a59fc755988c33ae045aa7adba0ff43ec">cnf75xx</a>;
<a name="l00728"></a>00728 };
<a name="l00729"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a9141ea441b6c84f333a1566353ad10c8">00729</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg008.html" title="cvmx_pcieepvf::_cfg008">cvmx_pcieepvfx_cfg008</a> <a class="code" href="unioncvmx__pcieepvfx__cfg008.html" title="cvmx_pcieepvf::_cfg008">cvmx_pcieepvfx_cfg008_t</a>;
<a name="l00730"></a>00730 <span class="comment"></span>
<a name="l00731"></a>00731 <span class="comment">/**</span>
<a name="l00732"></a>00732 <span class="comment"> * cvmx_pcieepvf#_cfg009</span>
<a name="l00733"></a>00733 <span class="comment"> *</span>
<a name="l00734"></a>00734 <span class="comment"> * This register contains the tenth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00735"></a>00735 <span class="comment"> *</span>
<a name="l00736"></a>00736 <span class="comment"> */</span>
<a name="l00737"></a><a class="code" href="unioncvmx__pcieepvfx__cfg009.html">00737</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg009.html" title="cvmx_pcieepvf::_cfg009">cvmx_pcieepvfx_cfg009</a> {
<a name="l00738"></a><a class="code" href="unioncvmx__pcieepvfx__cfg009.html#a20ccff788e159c143171a5129d03e576">00738</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg009.html#a20ccff788e159c143171a5129d03e576">u32</a>;
<a name="l00739"></a><a class="code" href="structcvmx__pcieepvfx__cfg009_1_1cvmx__pcieepvfx__cfg009__s.html">00739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg009_1_1cvmx__pcieepvfx__cfg009__s.html">cvmx_pcieepvfx_cfg009_s</a> {
<a name="l00740"></a>00740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg009_1_1cvmx__pcieepvfx__cfg009__s.html#a903e0aa747d50f4a817b53ac9a30f9e7">reserved_0_31</a>                : 32;
<a name="l00742"></a>00742 <span class="preprocessor">#else</span>
<a name="l00743"></a><a class="code" href="structcvmx__pcieepvfx__cfg009_1_1cvmx__pcieepvfx__cfg009__s.html#a903e0aa747d50f4a817b53ac9a30f9e7">00743</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg009_1_1cvmx__pcieepvfx__cfg009__s.html#a903e0aa747d50f4a817b53ac9a30f9e7">reserved_0_31</a>                : 32;
<a name="l00744"></a>00744 <span class="preprocessor">#endif</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg009.html#a8b71f847c389c78964fe42fb026affad">s</a>;
<a name="l00746"></a><a class="code" href="unioncvmx__pcieepvfx__cfg009.html#aa0df73b7ea53da2c137af6e9583ade8b">00746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg009_1_1cvmx__pcieepvfx__cfg009__s.html">cvmx_pcieepvfx_cfg009_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg009.html#aa0df73b7ea53da2c137af6e9583ade8b">cn73xx</a>;
<a name="l00747"></a><a class="code" href="unioncvmx__pcieepvfx__cfg009.html#aae7fc904cc440cfcbd550da2006b703b">00747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg009_1_1cvmx__pcieepvfx__cfg009__s.html">cvmx_pcieepvfx_cfg009_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg009.html#aae7fc904cc440cfcbd550da2006b703b">cn78xx</a>;
<a name="l00748"></a><a class="code" href="unioncvmx__pcieepvfx__cfg009.html#a11939b057fc9c584c8b4469500b046c4">00748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg009_1_1cvmx__pcieepvfx__cfg009__s.html">cvmx_pcieepvfx_cfg009_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg009.html#a11939b057fc9c584c8b4469500b046c4">cn78xxp1</a>;
<a name="l00749"></a><a class="code" href="unioncvmx__pcieepvfx__cfg009.html#a68305cfe9ddb3030c6603b49e2883d9e">00749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg009_1_1cvmx__pcieepvfx__cfg009__s.html">cvmx_pcieepvfx_cfg009_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg009.html#a68305cfe9ddb3030c6603b49e2883d9e">cnf75xx</a>;
<a name="l00750"></a>00750 };
<a name="l00751"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a87588b8822a1c694d8a793d8137fa066">00751</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg009.html" title="cvmx_pcieepvf::_cfg009">cvmx_pcieepvfx_cfg009</a> <a class="code" href="unioncvmx__pcieepvfx__cfg009.html" title="cvmx_pcieepvf::_cfg009">cvmx_pcieepvfx_cfg009_t</a>;
<a name="l00752"></a>00752 <span class="comment"></span>
<a name="l00753"></a>00753 <span class="comment">/**</span>
<a name="l00754"></a>00754 <span class="comment"> * cvmx_pcieepvf#_cfg010</span>
<a name="l00755"></a>00755 <span class="comment"> *</span>
<a name="l00756"></a>00756 <span class="comment"> * This register contains the eleventh 32-bits of PCIe type 0 configuration space.</span>
<a name="l00757"></a>00757 <span class="comment"> *</span>
<a name="l00758"></a>00758 <span class="comment"> */</span>
<a name="l00759"></a><a class="code" href="unioncvmx__pcieepvfx__cfg010.html">00759</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg010.html" title="cvmx_pcieepvf::_cfg010">cvmx_pcieepvfx_cfg010</a> {
<a name="l00760"></a><a class="code" href="unioncvmx__pcieepvfx__cfg010.html#a55da7f241d9c46bb96f98bfbd9a55855">00760</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg010.html#a55da7f241d9c46bb96f98bfbd9a55855">u32</a>;
<a name="l00761"></a><a class="code" href="structcvmx__pcieepvfx__cfg010_1_1cvmx__pcieepvfx__cfg010__s.html">00761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg010_1_1cvmx__pcieepvfx__cfg010__s.html">cvmx_pcieepvfx_cfg010_s</a> {
<a name="l00762"></a>00762 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg010_1_1cvmx__pcieepvfx__cfg010__s.html#a5af636eae77b9fa4e2acd01f64b19b52">cisp</a>                         : 32; <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG010[CISP]. */</span>
<a name="l00764"></a>00764 <span class="preprocessor">#else</span>
<a name="l00765"></a><a class="code" href="structcvmx__pcieepvfx__cfg010_1_1cvmx__pcieepvfx__cfg010__s.html#a5af636eae77b9fa4e2acd01f64b19b52">00765</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg010_1_1cvmx__pcieepvfx__cfg010__s.html#a5af636eae77b9fa4e2acd01f64b19b52">cisp</a>                         : 32;
<a name="l00766"></a>00766 <span class="preprocessor">#endif</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg010.html#a8e5fc2f5ffb39f21c882ee205020eccc">s</a>;
<a name="l00768"></a><a class="code" href="unioncvmx__pcieepvfx__cfg010.html#a7eff939baeb5bd9f70598bf5d820cbd7">00768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg010_1_1cvmx__pcieepvfx__cfg010__s.html">cvmx_pcieepvfx_cfg010_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg010.html#a7eff939baeb5bd9f70598bf5d820cbd7">cn73xx</a>;
<a name="l00769"></a><a class="code" href="unioncvmx__pcieepvfx__cfg010.html#a22d5ec72aa3a48bb8bf690e0bb113e10">00769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg010_1_1cvmx__pcieepvfx__cfg010__s.html">cvmx_pcieepvfx_cfg010_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg010.html#a22d5ec72aa3a48bb8bf690e0bb113e10">cn78xx</a>;
<a name="l00770"></a><a class="code" href="unioncvmx__pcieepvfx__cfg010.html#afc8f3e3507e4fd6965ad1c3a4188afd7">00770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg010_1_1cvmx__pcieepvfx__cfg010__s.html">cvmx_pcieepvfx_cfg010_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg010.html#afc8f3e3507e4fd6965ad1c3a4188afd7">cn78xxp1</a>;
<a name="l00771"></a><a class="code" href="unioncvmx__pcieepvfx__cfg010.html#ad3571005ebc9681f9b5ea258e6951d22">00771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg010_1_1cvmx__pcieepvfx__cfg010__s.html">cvmx_pcieepvfx_cfg010_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg010.html#ad3571005ebc9681f9b5ea258e6951d22">cnf75xx</a>;
<a name="l00772"></a>00772 };
<a name="l00773"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a2fa4f4128d005ac7cb969a070d5fb65a">00773</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg010.html" title="cvmx_pcieepvf::_cfg010">cvmx_pcieepvfx_cfg010</a> <a class="code" href="unioncvmx__pcieepvfx__cfg010.html" title="cvmx_pcieepvf::_cfg010">cvmx_pcieepvfx_cfg010_t</a>;
<a name="l00774"></a>00774 <span class="comment"></span>
<a name="l00775"></a>00775 <span class="comment">/**</span>
<a name="l00776"></a>00776 <span class="comment"> * cvmx_pcieepvf#_cfg011</span>
<a name="l00777"></a>00777 <span class="comment"> *</span>
<a name="l00778"></a>00778 <span class="comment"> * This register contains the twelfth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00779"></a>00779 <span class="comment"> *</span>
<a name="l00780"></a>00780 <span class="comment"> */</span>
<a name="l00781"></a><a class="code" href="unioncvmx__pcieepvfx__cfg011.html">00781</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg011.html" title="cvmx_pcieepvf::_cfg011">cvmx_pcieepvfx_cfg011</a> {
<a name="l00782"></a><a class="code" href="unioncvmx__pcieepvfx__cfg011.html#ae01e1666b65b97540efa9503a4f70532">00782</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg011.html#ae01e1666b65b97540efa9503a4f70532">u32</a>;
<a name="l00783"></a><a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html">00783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html">cvmx_pcieepvfx_cfg011_s</a> {
<a name="l00784"></a>00784 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html#a503e5ebd50d5e9243b814c4e1348cda9">ssid</a>                         : 16; <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG011[SSID]. */</span>
<a name="l00786"></a>00786     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html#ad609f101453798f99d04ce41d7f99ebb">ssvid</a>                        : 16; <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG011[SSVID]. */</span>
<a name="l00787"></a>00787 <span class="preprocessor">#else</span>
<a name="l00788"></a><a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html#ad609f101453798f99d04ce41d7f99ebb">00788</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html#ad609f101453798f99d04ce41d7f99ebb">ssvid</a>                        : 16;
<a name="l00789"></a><a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html#a503e5ebd50d5e9243b814c4e1348cda9">00789</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html#a503e5ebd50d5e9243b814c4e1348cda9">ssid</a>                         : 16;
<a name="l00790"></a>00790 <span class="preprocessor">#endif</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg011.html#abe3fd5bf4be12ffab95a547c780acbc3">s</a>;
<a name="l00792"></a><a class="code" href="unioncvmx__pcieepvfx__cfg011.html#abc779f1f4033a64bdaa8b3d398375d13">00792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html">cvmx_pcieepvfx_cfg011_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg011.html#abc779f1f4033a64bdaa8b3d398375d13">cn73xx</a>;
<a name="l00793"></a><a class="code" href="unioncvmx__pcieepvfx__cfg011.html#afc286c79d3d5ab881638325092fcaf83">00793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html">cvmx_pcieepvfx_cfg011_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg011.html#afc286c79d3d5ab881638325092fcaf83">cn78xx</a>;
<a name="l00794"></a><a class="code" href="unioncvmx__pcieepvfx__cfg011.html#ae9c01b419a72f1f85f5417b875eed17a">00794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html">cvmx_pcieepvfx_cfg011_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg011.html#ae9c01b419a72f1f85f5417b875eed17a">cn78xxp1</a>;
<a name="l00795"></a><a class="code" href="unioncvmx__pcieepvfx__cfg011.html#abb5177572731def363d4a5c31abd9962">00795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg011_1_1cvmx__pcieepvfx__cfg011__s.html">cvmx_pcieepvfx_cfg011_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg011.html#abb5177572731def363d4a5c31abd9962">cnf75xx</a>;
<a name="l00796"></a>00796 };
<a name="l00797"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#aad27c96757fa874340c4f7bedd669ec6">00797</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg011.html" title="cvmx_pcieepvf::_cfg011">cvmx_pcieepvfx_cfg011</a> <a class="code" href="unioncvmx__pcieepvfx__cfg011.html" title="cvmx_pcieepvf::_cfg011">cvmx_pcieepvfx_cfg011_t</a>;
<a name="l00798"></a>00798 <span class="comment"></span>
<a name="l00799"></a>00799 <span class="comment">/**</span>
<a name="l00800"></a>00800 <span class="comment"> * cvmx_pcieepvf#_cfg012</span>
<a name="l00801"></a>00801 <span class="comment"> *</span>
<a name="l00802"></a>00802 <span class="comment"> * This register contains the thirteenth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00803"></a>00803 <span class="comment"> *</span>
<a name="l00804"></a>00804 <span class="comment"> */</span>
<a name="l00805"></a><a class="code" href="unioncvmx__pcieepvfx__cfg012.html">00805</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg012.html" title="cvmx_pcieepvf::_cfg012">cvmx_pcieepvfx_cfg012</a> {
<a name="l00806"></a><a class="code" href="unioncvmx__pcieepvfx__cfg012.html#a42bacf4bbf2ca14b58631c8867dd068e">00806</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg012.html#a42bacf4bbf2ca14b58631c8867dd068e">u32</a>;
<a name="l00807"></a><a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html">00807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html">cvmx_pcieepvfx_cfg012_s</a> {
<a name="l00808"></a>00808 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html#ab1ca6eb9323032bac40e7df33c50a1f4">eraddr</a>                       : 16; <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG012[ERADDR]. */</span>
<a name="l00810"></a>00810     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html#a01039049062d1cf378a295307ba9ff73">reserved_1_15</a>                : 15;
<a name="l00811"></a>00811     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html#a06842debd509482dd5957ccd009ab02f">er_en</a>                        : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG012[ER_EN]. */</span>
<a name="l00812"></a>00812 <span class="preprocessor">#else</span>
<a name="l00813"></a><a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html#a06842debd509482dd5957ccd009ab02f">00813</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html#a06842debd509482dd5957ccd009ab02f">er_en</a>                        : 1;
<a name="l00814"></a><a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html#a01039049062d1cf378a295307ba9ff73">00814</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html#a01039049062d1cf378a295307ba9ff73">reserved_1_15</a>                : 15;
<a name="l00815"></a><a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html#ab1ca6eb9323032bac40e7df33c50a1f4">00815</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html#ab1ca6eb9323032bac40e7df33c50a1f4">eraddr</a>                       : 16;
<a name="l00816"></a>00816 <span class="preprocessor">#endif</span>
<a name="l00817"></a>00817 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg012.html#a6d2cfe0927daf69d69d88671b22bd64c">s</a>;
<a name="l00818"></a><a class="code" href="unioncvmx__pcieepvfx__cfg012.html#a1c937b94fda3ca9c7e187a4ba36bc061">00818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html">cvmx_pcieepvfx_cfg012_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg012.html#a1c937b94fda3ca9c7e187a4ba36bc061">cn73xx</a>;
<a name="l00819"></a><a class="code" href="unioncvmx__pcieepvfx__cfg012.html#a774c8b7f7f22dbc9c2804a941ab2bea5">00819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html">cvmx_pcieepvfx_cfg012_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg012.html#a774c8b7f7f22dbc9c2804a941ab2bea5">cn78xx</a>;
<a name="l00820"></a><a class="code" href="unioncvmx__pcieepvfx__cfg012.html#afa7909626c90c5a089858914799e52d4">00820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html">cvmx_pcieepvfx_cfg012_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg012.html#afa7909626c90c5a089858914799e52d4">cn78xxp1</a>;
<a name="l00821"></a><a class="code" href="unioncvmx__pcieepvfx__cfg012.html#ae98523605f127446c0efbdbd48715665">00821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg012_1_1cvmx__pcieepvfx__cfg012__s.html">cvmx_pcieepvfx_cfg012_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg012.html#ae98523605f127446c0efbdbd48715665">cnf75xx</a>;
<a name="l00822"></a>00822 };
<a name="l00823"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a3f62ccc3c0d1895170506f4b7858a469">00823</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg012.html" title="cvmx_pcieepvf::_cfg012">cvmx_pcieepvfx_cfg012</a> <a class="code" href="unioncvmx__pcieepvfx__cfg012.html" title="cvmx_pcieepvf::_cfg012">cvmx_pcieepvfx_cfg012_t</a>;
<a name="l00824"></a>00824 <span class="comment"></span>
<a name="l00825"></a>00825 <span class="comment">/**</span>
<a name="l00826"></a>00826 <span class="comment"> * cvmx_pcieepvf#_cfg013</span>
<a name="l00827"></a>00827 <span class="comment"> *</span>
<a name="l00828"></a>00828 <span class="comment"> * This register contains the fourteenth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00829"></a>00829 <span class="comment"> *</span>
<a name="l00830"></a>00830 <span class="comment"> */</span>
<a name="l00831"></a><a class="code" href="unioncvmx__pcieepvfx__cfg013.html">00831</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg013.html" title="cvmx_pcieepvf::_cfg013">cvmx_pcieepvfx_cfg013</a> {
<a name="l00832"></a><a class="code" href="unioncvmx__pcieepvfx__cfg013.html#a52d3859621d2f8d06d1877ee9809014b">00832</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg013.html#a52d3859621d2f8d06d1877ee9809014b">u32</a>;
<a name="l00833"></a><a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html">00833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html">cvmx_pcieepvfx_cfg013_s</a> {
<a name="l00834"></a>00834 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html#ad67a534a50d55bbfd9466b159fe7dc37">reserved_8_31</a>                : 24;
<a name="l00836"></a>00836     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html#ac2f234f37c2eceec7e3940a6d7377527">cp</a>                           : 8;  <span class="comment">/**&lt; Next capability pointer. Points to PCI Express capabilities. */</span>
<a name="l00837"></a>00837 <span class="preprocessor">#else</span>
<a name="l00838"></a><a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html#ac2f234f37c2eceec7e3940a6d7377527">00838</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html#ac2f234f37c2eceec7e3940a6d7377527">cp</a>                           : 8;
<a name="l00839"></a><a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html#ad67a534a50d55bbfd9466b159fe7dc37">00839</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html#ad67a534a50d55bbfd9466b159fe7dc37">reserved_8_31</a>                : 24;
<a name="l00840"></a>00840 <span class="preprocessor">#endif</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg013.html#a3146a45f61d03e686a7e0a00a577e099">s</a>;
<a name="l00842"></a><a class="code" href="unioncvmx__pcieepvfx__cfg013.html#a9bcb0d06edbb0d20446c53914715a393">00842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html">cvmx_pcieepvfx_cfg013_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg013.html#a9bcb0d06edbb0d20446c53914715a393">cn73xx</a>;
<a name="l00843"></a><a class="code" href="unioncvmx__pcieepvfx__cfg013.html#ad8b47e7b9428d9f2e32f95f5e43978f6">00843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html">cvmx_pcieepvfx_cfg013_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg013.html#ad8b47e7b9428d9f2e32f95f5e43978f6">cn78xx</a>;
<a name="l00844"></a><a class="code" href="unioncvmx__pcieepvfx__cfg013.html#a114954356836608a958d47760617ac77">00844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html">cvmx_pcieepvfx_cfg013_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg013.html#a114954356836608a958d47760617ac77">cn78xxp1</a>;
<a name="l00845"></a><a class="code" href="unioncvmx__pcieepvfx__cfg013.html#ad84a137d7a57b694ee2fe797aba3d2ed">00845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg013_1_1cvmx__pcieepvfx__cfg013__s.html">cvmx_pcieepvfx_cfg013_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg013.html#ad84a137d7a57b694ee2fe797aba3d2ed">cnf75xx</a>;
<a name="l00846"></a>00846 };
<a name="l00847"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a4695ccd9882f22c68570708b761a219f">00847</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg013.html" title="cvmx_pcieepvf::_cfg013">cvmx_pcieepvfx_cfg013</a> <a class="code" href="unioncvmx__pcieepvfx__cfg013.html" title="cvmx_pcieepvf::_cfg013">cvmx_pcieepvfx_cfg013_t</a>;
<a name="l00848"></a>00848 <span class="comment"></span>
<a name="l00849"></a>00849 <span class="comment">/**</span>
<a name="l00850"></a>00850 <span class="comment"> * cvmx_pcieepvf#_cfg015</span>
<a name="l00851"></a>00851 <span class="comment"> *</span>
<a name="l00852"></a>00852 <span class="comment"> * This register contains the sixteenth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00853"></a>00853 <span class="comment"> *</span>
<a name="l00854"></a>00854 <span class="comment"> */</span>
<a name="l00855"></a><a class="code" href="unioncvmx__pcieepvfx__cfg015.html">00855</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg015.html" title="cvmx_pcieepvf::_cfg015">cvmx_pcieepvfx_cfg015</a> {
<a name="l00856"></a><a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a859a418fe0c2b999f4c5003f4ac1f145">00856</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a859a418fe0c2b999f4c5003f4ac1f145">u32</a>;
<a name="l00857"></a><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html">00857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html">cvmx_pcieepvfx_cfg015_s</a> {
<a name="l00858"></a>00858 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#a756a75ebe441aba632a0cb5c664bda98">ml</a>                           : 8;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l00860"></a>00860     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#af47df68d5cfee4cbb5381c38fd5e4159">mg</a>                           : 8;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l00861"></a>00861     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#ab23fce990bda91b7d10d0b98e77ca756">inta</a>                         : 8;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l00862"></a>00862     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#a3ad33c8fbdada25c15835c9a3c16e717">il</a>                           : 8;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l00863"></a>00863 <span class="preprocessor">#else</span>
<a name="l00864"></a><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#a3ad33c8fbdada25c15835c9a3c16e717">00864</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#a3ad33c8fbdada25c15835c9a3c16e717">il</a>                           : 8;
<a name="l00865"></a><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#ab23fce990bda91b7d10d0b98e77ca756">00865</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#ab23fce990bda91b7d10d0b98e77ca756">inta</a>                         : 8;
<a name="l00866"></a><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#af47df68d5cfee4cbb5381c38fd5e4159">00866</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#af47df68d5cfee4cbb5381c38fd5e4159">mg</a>                           : 8;
<a name="l00867"></a><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#a756a75ebe441aba632a0cb5c664bda98">00867</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html#a756a75ebe441aba632a0cb5c664bda98">ml</a>                           : 8;
<a name="l00868"></a>00868 <span class="preprocessor">#endif</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg015.html#ad8ca9ec62511c164a3eea808d667b2c4">s</a>;
<a name="l00870"></a><a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a0def3cc433a4fb8c03321113d404f4b0">00870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html">cvmx_pcieepvfx_cfg015_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a0def3cc433a4fb8c03321113d404f4b0">cn73xx</a>;
<a name="l00871"></a><a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a7105644e596736753aeafe1f03a93a03">00871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html">cvmx_pcieepvfx_cfg015_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a7105644e596736753aeafe1f03a93a03">cn78xx</a>;
<a name="l00872"></a><a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a0fc352b21768eb524f9f981332bc7779">00872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html">cvmx_pcieepvfx_cfg015_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a0fc352b21768eb524f9f981332bc7779">cn78xxp1</a>;
<a name="l00873"></a><a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a60882fa56799e0251cfa9849f44d1375">00873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg015_1_1cvmx__pcieepvfx__cfg015__s.html">cvmx_pcieepvfx_cfg015_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg015.html#a60882fa56799e0251cfa9849f44d1375">cnf75xx</a>;
<a name="l00874"></a>00874 };
<a name="l00875"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a792ca890deaf7ea6392706c65641d7cb">00875</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg015.html" title="cvmx_pcieepvf::_cfg015">cvmx_pcieepvfx_cfg015</a> <a class="code" href="unioncvmx__pcieepvfx__cfg015.html" title="cvmx_pcieepvf::_cfg015">cvmx_pcieepvfx_cfg015_t</a>;
<a name="l00876"></a>00876 <span class="comment"></span>
<a name="l00877"></a>00877 <span class="comment">/**</span>
<a name="l00878"></a>00878 <span class="comment"> * cvmx_pcieepvf#_cfg028</span>
<a name="l00879"></a>00879 <span class="comment"> *</span>
<a name="l00880"></a>00880 <span class="comment"> * This register contains the twenty-ninth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00881"></a>00881 <span class="comment"> *</span>
<a name="l00882"></a>00882 <span class="comment"> */</span>
<a name="l00883"></a><a class="code" href="unioncvmx__pcieepvfx__cfg028.html">00883</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg028.html" title="cvmx_pcieepvf::_cfg028">cvmx_pcieepvfx_cfg028</a> {
<a name="l00884"></a><a class="code" href="unioncvmx__pcieepvfx__cfg028.html#a6ebd61e9c8bf826ab9315e20019cb8f3">00884</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg028.html#a6ebd61e9c8bf826ab9315e20019cb8f3">u32</a>;
<a name="l00885"></a><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html">00885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html">cvmx_pcieepvfx_cfg028_s</a> {
<a name="l00886"></a>00886 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#a49b208ef4c8d1c56862a3ca737af6b86">reserved_30_31</a>               : 2;
<a name="l00888"></a>00888     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#a47bafc2f5918f75a0c620141ef1bbb1e">imn</a>                          : 5;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG028[IMN]. */</span>
<a name="l00889"></a>00889     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#aaa2cc757325d1e2824d29e097077a1f3">si</a>                           : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG028[SI]. */</span>
<a name="l00890"></a>00890     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#abd75b10fa5c60ceafbc889cd16c0b36c">dpt</a>                          : 4;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG028[DPT]. */</span>
<a name="l00891"></a>00891     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#ad11c8595788e8bb4f93db3dfefc33b18">pciecv</a>                       : 4;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG028[PCIECV]. */</span>
<a name="l00892"></a>00892     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#af340da47944b684a312df4587f2fce1b">ncp</a>                          : 8;  <span class="comment">/**&lt; Next capability pointer. Points to the MSI-X capabilities by default. */</span>
<a name="l00893"></a>00893     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#a7eac720d457358be6bfacd7e1b22ac79">pcieid</a>                       : 8;  <span class="comment">/**&lt; PCI Express capability ID. */</span>
<a name="l00894"></a>00894 <span class="preprocessor">#else</span>
<a name="l00895"></a><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#a7eac720d457358be6bfacd7e1b22ac79">00895</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#a7eac720d457358be6bfacd7e1b22ac79">pcieid</a>                       : 8;
<a name="l00896"></a><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#af340da47944b684a312df4587f2fce1b">00896</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#af340da47944b684a312df4587f2fce1b">ncp</a>                          : 8;
<a name="l00897"></a><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#ad11c8595788e8bb4f93db3dfefc33b18">00897</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#ad11c8595788e8bb4f93db3dfefc33b18">pciecv</a>                       : 4;
<a name="l00898"></a><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#abd75b10fa5c60ceafbc889cd16c0b36c">00898</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#abd75b10fa5c60ceafbc889cd16c0b36c">dpt</a>                          : 4;
<a name="l00899"></a><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#aaa2cc757325d1e2824d29e097077a1f3">00899</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#aaa2cc757325d1e2824d29e097077a1f3">si</a>                           : 1;
<a name="l00900"></a><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#a47bafc2f5918f75a0c620141ef1bbb1e">00900</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#a47bafc2f5918f75a0c620141ef1bbb1e">imn</a>                          : 5;
<a name="l00901"></a><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#a49b208ef4c8d1c56862a3ca737af6b86">00901</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html#a49b208ef4c8d1c56862a3ca737af6b86">reserved_30_31</a>               : 2;
<a name="l00902"></a>00902 <span class="preprocessor">#endif</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg028.html#a2cc4f5e488f4b269f8cf2563aa16208e">s</a>;
<a name="l00904"></a><a class="code" href="unioncvmx__pcieepvfx__cfg028.html#a7ed7f2994931b5b650a7744914769553">00904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html">cvmx_pcieepvfx_cfg028_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg028.html#a7ed7f2994931b5b650a7744914769553">cn73xx</a>;
<a name="l00905"></a><a class="code" href="unioncvmx__pcieepvfx__cfg028.html#a648006726623064ddd56033395f3fe82">00905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html">cvmx_pcieepvfx_cfg028_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg028.html#a648006726623064ddd56033395f3fe82">cn78xx</a>;
<a name="l00906"></a><a class="code" href="unioncvmx__pcieepvfx__cfg028.html#aa2d530ea2d51b28698702d7b7baf32d9">00906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html">cvmx_pcieepvfx_cfg028_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg028.html#aa2d530ea2d51b28698702d7b7baf32d9">cn78xxp1</a>;
<a name="l00907"></a><a class="code" href="unioncvmx__pcieepvfx__cfg028.html#a24197b2d7e3c939bdd3cdb7c79d79a6b">00907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg028_1_1cvmx__pcieepvfx__cfg028__s.html">cvmx_pcieepvfx_cfg028_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg028.html#a24197b2d7e3c939bdd3cdb7c79d79a6b">cnf75xx</a>;
<a name="l00908"></a>00908 };
<a name="l00909"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#af8ca13a2a8d2087f2e16ba1f6e6858d0">00909</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg028.html" title="cvmx_pcieepvf::_cfg028">cvmx_pcieepvfx_cfg028</a> <a class="code" href="unioncvmx__pcieepvfx__cfg028.html" title="cvmx_pcieepvf::_cfg028">cvmx_pcieepvfx_cfg028_t</a>;
<a name="l00910"></a>00910 <span class="comment"></span>
<a name="l00911"></a>00911 <span class="comment">/**</span>
<a name="l00912"></a>00912 <span class="comment"> * cvmx_pcieepvf#_cfg029</span>
<a name="l00913"></a>00913 <span class="comment"> *</span>
<a name="l00914"></a>00914 <span class="comment"> * This register contains the thirtieth 32-bits of PCIe type 0 configuration space.</span>
<a name="l00915"></a>00915 <span class="comment"> *</span>
<a name="l00916"></a>00916 <span class="comment"> */</span>
<a name="l00917"></a><a class="code" href="unioncvmx__pcieepvfx__cfg029.html">00917</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg029.html" title="cvmx_pcieepvf::_cfg029">cvmx_pcieepvfx_cfg029</a> {
<a name="l00918"></a><a class="code" href="unioncvmx__pcieepvfx__cfg029.html#ab813dbf0774a47be01c1a0b5561a5187">00918</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg029.html#ab813dbf0774a47be01c1a0b5561a5187">u32</a>;
<a name="l00919"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html">00919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html">cvmx_pcieepvfx_cfg029_s</a> {
<a name="l00920"></a>00920 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a63df231577f8d0b6db579a92805bbed3">reserved_29_31</a>               : 3;
<a name="l00922"></a>00922     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a373d1cd63ff1526744695211914f5be9">flr_cap</a>                      : 1;  <span class="comment">/**&lt; Function level reset capability. Set to 1 for SR-IOV core. */</span>
<a name="l00923"></a>00923     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a86b4769c1723b19c4733e6cbd0961c1c">cspls</a>                        : 2;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG029[CSPLS]. */</span>
<a name="l00924"></a>00924     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a38d08eacdc822d3625b3079a7fee4d96">csplv</a>                        : 8;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG029[CSPLV]. */</span>
<a name="l00925"></a>00925     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a2ea5df27c28104156fd4df744dca356f">reserved_16_17</a>               : 2;
<a name="l00926"></a>00926     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#af39b45ad2fbdc0e95bd82adc117d622d">rber</a>                         : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG029[RBER]. */</span>
<a name="l00927"></a>00927     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a4e2df6a54238528104dd031b1d71b6d9">reserved_12_14</a>               : 3;
<a name="l00928"></a>00928     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#aba28caec7adde299bb916aaa431a283e">el1al</a>                        : 3;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG029[EL1AL]. */</span>
<a name="l00929"></a>00929     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#aab12b92251b7e12ddf4385ba7c414ce1">el0al</a>                        : 3;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG029[EL0AL]. */</span>
<a name="l00930"></a>00930     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a7995581a816930fdc1f9aae0e4fe3a79">etfs</a>                         : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG029[ETFS]. */</span>
<a name="l00931"></a>00931     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a7a730d61ad5b12341f03636c13d41e25">pfs</a>                          : 2;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG029[PFS]. */</span>
<a name="l00932"></a>00932     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a4aeb1ab7d728ee9f54f1b3c3fb47ff07">mpss</a>                         : 3;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG029[MPSS]. */</span>
<a name="l00933"></a>00933 <span class="preprocessor">#else</span>
<a name="l00934"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a4aeb1ab7d728ee9f54f1b3c3fb47ff07">00934</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a4aeb1ab7d728ee9f54f1b3c3fb47ff07">mpss</a>                         : 3;
<a name="l00935"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a7a730d61ad5b12341f03636c13d41e25">00935</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a7a730d61ad5b12341f03636c13d41e25">pfs</a>                          : 2;
<a name="l00936"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a7995581a816930fdc1f9aae0e4fe3a79">00936</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a7995581a816930fdc1f9aae0e4fe3a79">etfs</a>                         : 1;
<a name="l00937"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#aab12b92251b7e12ddf4385ba7c414ce1">00937</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#aab12b92251b7e12ddf4385ba7c414ce1">el0al</a>                        : 3;
<a name="l00938"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#aba28caec7adde299bb916aaa431a283e">00938</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#aba28caec7adde299bb916aaa431a283e">el1al</a>                        : 3;
<a name="l00939"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a4e2df6a54238528104dd031b1d71b6d9">00939</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a4e2df6a54238528104dd031b1d71b6d9">reserved_12_14</a>               : 3;
<a name="l00940"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#af39b45ad2fbdc0e95bd82adc117d622d">00940</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#af39b45ad2fbdc0e95bd82adc117d622d">rber</a>                         : 1;
<a name="l00941"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a2ea5df27c28104156fd4df744dca356f">00941</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a2ea5df27c28104156fd4df744dca356f">reserved_16_17</a>               : 2;
<a name="l00942"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a38d08eacdc822d3625b3079a7fee4d96">00942</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a38d08eacdc822d3625b3079a7fee4d96">csplv</a>                        : 8;
<a name="l00943"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a86b4769c1723b19c4733e6cbd0961c1c">00943</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a86b4769c1723b19c4733e6cbd0961c1c">cspls</a>                        : 2;
<a name="l00944"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a373d1cd63ff1526744695211914f5be9">00944</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a373d1cd63ff1526744695211914f5be9">flr_cap</a>                      : 1;
<a name="l00945"></a><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a63df231577f8d0b6db579a92805bbed3">00945</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html#a63df231577f8d0b6db579a92805bbed3">reserved_29_31</a>               : 3;
<a name="l00946"></a>00946 <span class="preprocessor">#endif</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg029.html#a68354b24f2ec8499de4cf02c0a221ba3">s</a>;
<a name="l00948"></a><a class="code" href="unioncvmx__pcieepvfx__cfg029.html#a3ee52dbec6626e81258257cc67e41d4b">00948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html">cvmx_pcieepvfx_cfg029_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg029.html#a3ee52dbec6626e81258257cc67e41d4b">cn73xx</a>;
<a name="l00949"></a><a class="code" href="unioncvmx__pcieepvfx__cfg029.html#a65567a421ea4762ce74533691e2dbde1">00949</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html">cvmx_pcieepvfx_cfg029_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg029.html#a65567a421ea4762ce74533691e2dbde1">cn78xx</a>;
<a name="l00950"></a><a class="code" href="unioncvmx__pcieepvfx__cfg029.html#aa7e88d10001a2b5db9f31b9e7f07f3cf">00950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html">cvmx_pcieepvfx_cfg029_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg029.html#aa7e88d10001a2b5db9f31b9e7f07f3cf">cn78xxp1</a>;
<a name="l00951"></a><a class="code" href="unioncvmx__pcieepvfx__cfg029.html#a79e0e0580a77f32108aeba6b63b86907">00951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg029_1_1cvmx__pcieepvfx__cfg029__s.html">cvmx_pcieepvfx_cfg029_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg029.html#a79e0e0580a77f32108aeba6b63b86907">cnf75xx</a>;
<a name="l00952"></a>00952 };
<a name="l00953"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a0c7ba605a99d324a21351d7c15717bee">00953</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg029.html" title="cvmx_pcieepvf::_cfg029">cvmx_pcieepvfx_cfg029</a> <a class="code" href="unioncvmx__pcieepvfx__cfg029.html" title="cvmx_pcieepvf::_cfg029">cvmx_pcieepvfx_cfg029_t</a>;
<a name="l00954"></a>00954 <span class="comment"></span>
<a name="l00955"></a>00955 <span class="comment">/**</span>
<a name="l00956"></a>00956 <span class="comment"> * cvmx_pcieepvf#_cfg030</span>
<a name="l00957"></a>00957 <span class="comment"> *</span>
<a name="l00958"></a>00958 <span class="comment"> * This register contains the thirty-first 32-bits of PCIe type 0 configuration space.</span>
<a name="l00959"></a>00959 <span class="comment"> *</span>
<a name="l00960"></a>00960 <span class="comment"> */</span>
<a name="l00961"></a><a class="code" href="unioncvmx__pcieepvfx__cfg030.html">00961</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg030.html" title="cvmx_pcieepvf::_cfg030">cvmx_pcieepvfx_cfg030</a> {
<a name="l00962"></a><a class="code" href="unioncvmx__pcieepvfx__cfg030.html#a334c8240a02984d1febc4834c4baeedd">00962</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg030.html#a334c8240a02984d1febc4834c4baeedd">u32</a>;
<a name="l00963"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html">00963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html">cvmx_pcieepvfx_cfg030_s</a> {
<a name="l00964"></a>00964 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a6f0346a160637f261a3509516907ac6b">reserved_22_31</a>               : 10;
<a name="l00966"></a>00966     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a54e1bc55a6a0efc9de870510ae63cc89">tp</a>                           : 1;  <span class="comment">/**&lt; Transaction pending. Set to 1 when nonposted requests are not yet completed and set to 0</span>
<a name="l00967"></a>00967 <span class="comment">                                                         when they are completed. */</span>
<a name="l00968"></a>00968     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#af1611c3807663ee80b310e9d8c6b7147">ap_d</a>                         : 1;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l00969"></a>00969     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#aa30e8e5c7eb38566455c1864cb4c08f6">ur_d</a>                         : 1;  <span class="comment">/**&lt; Unsupported request detected. Errors are logged in this register regardless of whether or</span>
<a name="l00970"></a>00970 <span class="comment">                                                         not error reporting is enabled in the device control register. [UR_D] occurs when we</span>
<a name="l00971"></a>00971 <span class="comment">                                                         receive</span>
<a name="l00972"></a>00972 <span class="comment">                                                         something unsupported. Unsupported requests are nonfatal errors, so [UR_D] should cause</span>
<a name="l00973"></a>00973 <span class="comment">                                                         [NFE_D]. Receiving a vendor-defined message should cause an unsupported request. */</span>
<a name="l00974"></a>00974     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a82129c8e6ad7070145bee61dccd544f4">fe_d</a>                         : 1;  <span class="comment">/**&lt; Fatal error detected. Errors are logged in this register regardless of whether or not</span>
<a name="l00975"></a>00975 <span class="comment">                                                         error reporting is enabled in the device control register. This field is set if we receive</span>
<a name="l00976"></a>00976 <span class="comment">                                                         any of the errors in PCIEEPVF()_CFG066 that has a severity set to fatal. Malformed TLPs</span>
<a name="l00977"></a>00977 <span class="comment">                                                         generally fit into this category. */</span>
<a name="l00978"></a>00978     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a95cff9c8d6edb25783dc3c7955c2b0ee">nfe_d</a>                        : 1;  <span class="comment">/**&lt; Nonfatal error detected. Errors are logged in this register regardless of whether or not</span>
<a name="l00979"></a>00979 <span class="comment">                                                         error reporting is enabled in the device control register. This field is set if we receive</span>
<a name="l00980"></a>00980 <span class="comment">                                                         any of the errors in PCIEEPVF()_CFG066 that has a severity set to nonfatal and does not</span>
<a name="l00981"></a>00981 <span class="comment">                                                         meet advisory nonfatal criteria, which most poisoned TLPs should. */</span>
<a name="l00982"></a>00982     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a5e8c03d47c5e30608d04720f548e475d">ce_d</a>                         : 1;  <span class="comment">/**&lt; Correctable error detected. Errors are logged in this register regardless of whether or</span>
<a name="l00983"></a>00983 <span class="comment">                                                         not error reporting is enabled in the device control register. This field is set if we</span>
<a name="l00984"></a>00984 <span class="comment">                                                         receive any of the errors in PCIEEPVF()_CFG068, for example a replay-timer timeout.</span>
<a name="l00985"></a>00985 <span class="comment">                                                         Also, it can be set if we get any of the errors in PCIEEPVF()_CFG066 that has a severity</span>
<a name="l00986"></a>00986 <span class="comment">                                                         set to Nonfatal and meets the Advisory Nonfatal criteria, which most ECRC errors should. */</span>
<a name="l00987"></a>00987     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a62fb2ced009d9ae303aa2ed9b2741411">i_flr</a>                        : 1;  <span class="comment">/**&lt; Initiate function level reset when written to one.</span>
<a name="l00988"></a>00988 <span class="comment">                                                         [I_FLR] must not be written to one via the indirect PEM()_CFG_WR. It should only ever</span>
<a name="l00989"></a>00989 <span class="comment">                                                         be written to one via a direct PCIe access. */</span>
<a name="l00990"></a>00990     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#addb2d0ff1e770899a3c39360f284d552">mrrs</a>                         : 3;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[MRRS]. */</span>
<a name="l00991"></a>00991     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#aca541de8afd27270ae48732a40c4e0e5">ns_en</a>                        : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[NS_EN]. */</span>
<a name="l00992"></a>00992     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#abb417fb8920420e359a26496739bc298">ap_en</a>                        : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[AP_EN]. */</span>
<a name="l00993"></a>00993     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ab0cffb7bc947259723961bdb70b3b6b6">pf_en</a>                        : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[PF_EN]. */</span>
<a name="l00994"></a>00994     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ab2ba0622b82b2fb7f8a49c9097d92074">etf_en</a>                       : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[ETF_EN]. */</span>
<a name="l00995"></a>00995     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#aca76d3fd9531ddcbdb0a554fa1777555">mps</a>                          : 3;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[MPS]. */</span>
<a name="l00996"></a>00996     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ae28a641d240200d73b73186f55641576">ro_en</a>                        : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[RO_EN]. */</span>
<a name="l00997"></a>00997     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ac3a187e12a56a504504bda5c13908057">ur_en</a>                        : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[UR_EN]. */</span>
<a name="l00998"></a>00998     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a5804fc9be3700e0602f54c15269045db">fe_en</a>                        : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[FE_EN]. */</span>
<a name="l00999"></a>00999     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a7d01762c6bc24c768f048f71057ec085">nfe_en</a>                       : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[NFE_EN]. */</span>
<a name="l01000"></a>01000     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#afb1e2d19e5c4f750182862753f837d4a">ce_en</a>                        : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG030[CE_EN]. */</span>
<a name="l01001"></a>01001 <span class="preprocessor">#else</span>
<a name="l01002"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#afb1e2d19e5c4f750182862753f837d4a">01002</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#afb1e2d19e5c4f750182862753f837d4a">ce_en</a>                        : 1;
<a name="l01003"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a7d01762c6bc24c768f048f71057ec085">01003</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a7d01762c6bc24c768f048f71057ec085">nfe_en</a>                       : 1;
<a name="l01004"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a5804fc9be3700e0602f54c15269045db">01004</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a5804fc9be3700e0602f54c15269045db">fe_en</a>                        : 1;
<a name="l01005"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ac3a187e12a56a504504bda5c13908057">01005</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ac3a187e12a56a504504bda5c13908057">ur_en</a>                        : 1;
<a name="l01006"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ae28a641d240200d73b73186f55641576">01006</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ae28a641d240200d73b73186f55641576">ro_en</a>                        : 1;
<a name="l01007"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#aca76d3fd9531ddcbdb0a554fa1777555">01007</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#aca76d3fd9531ddcbdb0a554fa1777555">mps</a>                          : 3;
<a name="l01008"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ab2ba0622b82b2fb7f8a49c9097d92074">01008</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ab2ba0622b82b2fb7f8a49c9097d92074">etf_en</a>                       : 1;
<a name="l01009"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ab0cffb7bc947259723961bdb70b3b6b6">01009</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#ab0cffb7bc947259723961bdb70b3b6b6">pf_en</a>                        : 1;
<a name="l01010"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#abb417fb8920420e359a26496739bc298">01010</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#abb417fb8920420e359a26496739bc298">ap_en</a>                        : 1;
<a name="l01011"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#aca541de8afd27270ae48732a40c4e0e5">01011</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#aca541de8afd27270ae48732a40c4e0e5">ns_en</a>                        : 1;
<a name="l01012"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#addb2d0ff1e770899a3c39360f284d552">01012</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#addb2d0ff1e770899a3c39360f284d552">mrrs</a>                         : 3;
<a name="l01013"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a62fb2ced009d9ae303aa2ed9b2741411">01013</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a62fb2ced009d9ae303aa2ed9b2741411">i_flr</a>                        : 1;
<a name="l01014"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a5e8c03d47c5e30608d04720f548e475d">01014</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a5e8c03d47c5e30608d04720f548e475d">ce_d</a>                         : 1;
<a name="l01015"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a95cff9c8d6edb25783dc3c7955c2b0ee">01015</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a95cff9c8d6edb25783dc3c7955c2b0ee">nfe_d</a>                        : 1;
<a name="l01016"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a82129c8e6ad7070145bee61dccd544f4">01016</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a82129c8e6ad7070145bee61dccd544f4">fe_d</a>                         : 1;
<a name="l01017"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#aa30e8e5c7eb38566455c1864cb4c08f6">01017</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#aa30e8e5c7eb38566455c1864cb4c08f6">ur_d</a>                         : 1;
<a name="l01018"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#af1611c3807663ee80b310e9d8c6b7147">01018</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#af1611c3807663ee80b310e9d8c6b7147">ap_d</a>                         : 1;
<a name="l01019"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a54e1bc55a6a0efc9de870510ae63cc89">01019</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a54e1bc55a6a0efc9de870510ae63cc89">tp</a>                           : 1;
<a name="l01020"></a><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a6f0346a160637f261a3509516907ac6b">01020</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html#a6f0346a160637f261a3509516907ac6b">reserved_22_31</a>               : 10;
<a name="l01021"></a>01021 <span class="preprocessor">#endif</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg030.html#afb6cb68bfa1c1beb300bd3e752387c96">s</a>;
<a name="l01023"></a><a class="code" href="unioncvmx__pcieepvfx__cfg030.html#a73743412c4399671174452d310d0e72a">01023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html">cvmx_pcieepvfx_cfg030_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg030.html#a73743412c4399671174452d310d0e72a">cn73xx</a>;
<a name="l01024"></a><a class="code" href="unioncvmx__pcieepvfx__cfg030.html#ab34fad7306531c416207b733d19e2a01">01024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html">cvmx_pcieepvfx_cfg030_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg030.html#ab34fad7306531c416207b733d19e2a01">cn78xx</a>;
<a name="l01025"></a><a class="code" href="unioncvmx__pcieepvfx__cfg030.html#adc732a44f412dacb64006a7d92483d7a">01025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html">cvmx_pcieepvfx_cfg030_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg030.html#adc732a44f412dacb64006a7d92483d7a">cn78xxp1</a>;
<a name="l01026"></a><a class="code" href="unioncvmx__pcieepvfx__cfg030.html#a0ed8c4c6383a66b593e465c7216f710c">01026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg030_1_1cvmx__pcieepvfx__cfg030__s.html">cvmx_pcieepvfx_cfg030_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg030.html#a0ed8c4c6383a66b593e465c7216f710c">cnf75xx</a>;
<a name="l01027"></a>01027 };
<a name="l01028"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ae6c4a77d2dea16f451d80160590ca5e8">01028</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg030.html" title="cvmx_pcieepvf::_cfg030">cvmx_pcieepvfx_cfg030</a> <a class="code" href="unioncvmx__pcieepvfx__cfg030.html" title="cvmx_pcieepvf::_cfg030">cvmx_pcieepvfx_cfg030_t</a>;
<a name="l01029"></a>01029 <span class="comment"></span>
<a name="l01030"></a>01030 <span class="comment">/**</span>
<a name="l01031"></a>01031 <span class="comment"> * cvmx_pcieepvf#_cfg031</span>
<a name="l01032"></a>01032 <span class="comment"> *</span>
<a name="l01033"></a>01033 <span class="comment"> * This register contains the thirty-second 32-bits of PCIe type 0 configuration space.</span>
<a name="l01034"></a>01034 <span class="comment"> *</span>
<a name="l01035"></a>01035 <span class="comment"> */</span>
<a name="l01036"></a><a class="code" href="unioncvmx__pcieepvfx__cfg031.html">01036</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg031.html" title="cvmx_pcieepvf::_cfg031">cvmx_pcieepvfx_cfg031</a> {
<a name="l01037"></a><a class="code" href="unioncvmx__pcieepvfx__cfg031.html#a6b56161565f4366e2835b169d266aab1">01037</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg031.html#a6b56161565f4366e2835b169d266aab1">u32</a>;
<a name="l01038"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html">01038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html">cvmx_pcieepvfx_cfg031_s</a> {
<a name="l01039"></a>01039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01040"></a>01040 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a5e2aeef7d186f268ae16df30752e58ca">pnum</a>                         : 8;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[PNUM]. */</span>
<a name="l01041"></a>01041     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a1e8b5863410bcb036dc9e736a36bebf1">reserved_22_23</a>               : 2;
<a name="l01042"></a>01042     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#ae11db2b6bfd0d3b1bbc0ebc150add848">lbnc</a>                         : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[LBNC]. */</span>
<a name="l01043"></a>01043     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#af2f88f14d338bd54b15c5164f362206a">dllarc</a>                       : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[DLLARC]. */</span>
<a name="l01044"></a>01044     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#adce485d13e595264b85af98cd690d0bc">sderc</a>                        : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[SDERC]. */</span>
<a name="l01045"></a>01045     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a2e2ccff47184bb1530fc2d53ddca859e">cpm</a>                          : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[CPM]. */</span>
<a name="l01046"></a>01046     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a383f185b4e2140a5ee22cd343e53db15">l1el</a>                         : 3;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[L1EL]. */</span>
<a name="l01047"></a>01047     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a94a3ebbb251b5f69ef0dc6fa0abcdc48">l0el</a>                         : 3;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[L0EL]. */</span>
<a name="l01048"></a>01048     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a202e8e87ca9ab0282b0111a27636852d">aslpms</a>                       : 2;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[ASLPMS]. */</span>
<a name="l01049"></a>01049     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a702ebf41a8dc4dfcf82717afd3c620bc">mlw</a>                          : 6;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[MLW]. */</span>
<a name="l01050"></a>01050     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#abededa3eece1116fe3487b1ff82ff3e4">mls</a>                          : 4;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG031[MLS]. */</span>
<a name="l01051"></a>01051 <span class="preprocessor">#else</span>
<a name="l01052"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#abededa3eece1116fe3487b1ff82ff3e4">01052</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#abededa3eece1116fe3487b1ff82ff3e4">mls</a>                          : 4;
<a name="l01053"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a702ebf41a8dc4dfcf82717afd3c620bc">01053</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a702ebf41a8dc4dfcf82717afd3c620bc">mlw</a>                          : 6;
<a name="l01054"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a202e8e87ca9ab0282b0111a27636852d">01054</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a202e8e87ca9ab0282b0111a27636852d">aslpms</a>                       : 2;
<a name="l01055"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a94a3ebbb251b5f69ef0dc6fa0abcdc48">01055</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a94a3ebbb251b5f69ef0dc6fa0abcdc48">l0el</a>                         : 3;
<a name="l01056"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a383f185b4e2140a5ee22cd343e53db15">01056</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a383f185b4e2140a5ee22cd343e53db15">l1el</a>                         : 3;
<a name="l01057"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a2e2ccff47184bb1530fc2d53ddca859e">01057</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a2e2ccff47184bb1530fc2d53ddca859e">cpm</a>                          : 1;
<a name="l01058"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#adce485d13e595264b85af98cd690d0bc">01058</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#adce485d13e595264b85af98cd690d0bc">sderc</a>                        : 1;
<a name="l01059"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#af2f88f14d338bd54b15c5164f362206a">01059</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#af2f88f14d338bd54b15c5164f362206a">dllarc</a>                       : 1;
<a name="l01060"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#ae11db2b6bfd0d3b1bbc0ebc150add848">01060</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#ae11db2b6bfd0d3b1bbc0ebc150add848">lbnc</a>                         : 1;
<a name="l01061"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a1e8b5863410bcb036dc9e736a36bebf1">01061</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a1e8b5863410bcb036dc9e736a36bebf1">reserved_22_23</a>               : 2;
<a name="l01062"></a><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a5e2aeef7d186f268ae16df30752e58ca">01062</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html#a5e2aeef7d186f268ae16df30752e58ca">pnum</a>                         : 8;
<a name="l01063"></a>01063 <span class="preprocessor">#endif</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg031.html#af3f39cbc3a6e47667a7f74e820aed621">s</a>;
<a name="l01065"></a><a class="code" href="unioncvmx__pcieepvfx__cfg031.html#af352f95ed2e0d51665ef40199edc1eac">01065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html">cvmx_pcieepvfx_cfg031_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg031.html#af352f95ed2e0d51665ef40199edc1eac">cn73xx</a>;
<a name="l01066"></a><a class="code" href="unioncvmx__pcieepvfx__cfg031.html#a889c71378d86c9c7415dc9be1aed810b">01066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html">cvmx_pcieepvfx_cfg031_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg031.html#a889c71378d86c9c7415dc9be1aed810b">cn78xx</a>;
<a name="l01067"></a><a class="code" href="unioncvmx__pcieepvfx__cfg031.html#a9775611ada260add80b1f93b9e32fb62">01067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html">cvmx_pcieepvfx_cfg031_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg031.html#a9775611ada260add80b1f93b9e32fb62">cn78xxp1</a>;
<a name="l01068"></a><a class="code" href="unioncvmx__pcieepvfx__cfg031.html#a14238f6e414e3e6462a71140cb2bfe8f">01068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg031_1_1cvmx__pcieepvfx__cfg031__s.html">cvmx_pcieepvfx_cfg031_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg031.html#a14238f6e414e3e6462a71140cb2bfe8f">cnf75xx</a>;
<a name="l01069"></a>01069 };
<a name="l01070"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#af2fbfaeb81b5895ce6d3901c515de772">01070</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg031.html" title="cvmx_pcieepvf::_cfg031">cvmx_pcieepvfx_cfg031</a> <a class="code" href="unioncvmx__pcieepvfx__cfg031.html" title="cvmx_pcieepvf::_cfg031">cvmx_pcieepvfx_cfg031_t</a>;
<a name="l01071"></a>01071 <span class="comment"></span>
<a name="l01072"></a>01072 <span class="comment">/**</span>
<a name="l01073"></a>01073 <span class="comment"> * cvmx_pcieepvf#_cfg032</span>
<a name="l01074"></a>01074 <span class="comment"> *</span>
<a name="l01075"></a>01075 <span class="comment"> * This register contains the thirty-third 32-bits of PCIe type 0 configuration space.</span>
<a name="l01076"></a>01076 <span class="comment"> *</span>
<a name="l01077"></a>01077 <span class="comment"> */</span>
<a name="l01078"></a><a class="code" href="unioncvmx__pcieepvfx__cfg032.html">01078</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg032.html" title="cvmx_pcieepvf::_cfg032">cvmx_pcieepvfx_cfg032</a> {
<a name="l01079"></a><a class="code" href="unioncvmx__pcieepvfx__cfg032.html#adc36ddb34068f6ba69e9eaca5e86d9c6">01079</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg032.html#adc36ddb34068f6ba69e9eaca5e86d9c6">u32</a>;
<a name="l01080"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html">01080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html">cvmx_pcieepvfx_cfg032_s</a> {
<a name="l01081"></a>01081 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01082"></a>01082 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a11531004154535d5471f85232d0f498e">reserved_12_31</a>               : 20;
<a name="l01083"></a>01083     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#ac73c81521f064095fdec2bee20787beb">lab_int_enb</a>                  : 1;  <span class="comment">/**&lt; Link autonomous bandwidth interrupt enable. This bit is not applicable and is reserved for</span>
<a name="l01084"></a>01084 <span class="comment">                                                         endpoints. */</span>
<a name="l01085"></a>01085     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a33d9ebd59d72365d885ce4ac7ae862d6">lbm_int_enb</a>                  : 1;  <span class="comment">/**&lt; Link bandwidth management interrupt enable. This bit is not applicable and is reserved for</span>
<a name="l01086"></a>01086 <span class="comment">                                                         endpoints. */</span>
<a name="l01087"></a>01087     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a7ec9f4b1d28565eecf841d861b898e37">hawd</a>                         : 1;  <span class="comment">/**&lt; Hardware autonomous width disable (not supported). */</span>
<a name="l01088"></a>01088     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a5937d06b337ce2812906394461fd4d88">ecpm</a>                         : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG032[ECPM]. */</span>
<a name="l01089"></a>01089     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a9e000afb633e4b2c75ebaaea96d86451">es</a>                           : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG032[ES]. */</span>
<a name="l01090"></a>01090     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#aecaed68235913a76a3bd75a73c1e4e7d">ccc</a>                          : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG032[CCC]. */</span>
<a name="l01091"></a>01091     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a00c8d163846aa3fb3e007befa8319bbd">rl</a>                           : 1;  <span class="comment">/**&lt; Retrain link. Not applicable for an upstream port or endpoint device. Hardwired to 0. */</span>
<a name="l01092"></a>01092     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a9ee06db2726630c0e6b0d61c27829123">ld</a>                           : 1;  <span class="comment">/**&lt; Link disable. Not applicable for an upstream port or endpoint device. Hardwired to 0. */</span>
<a name="l01093"></a>01093     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#ac8aeb5f6f5d08d9f5277b09909ee380d">rcb</a>                          : 1;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l01094"></a>01094     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a044ceed0dde96557fb67c78fdb06cbef">reserved_2_2</a>                 : 1;
<a name="l01095"></a>01095     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#aaa0f2528ea39b9d9125c5b781861d9cc">aslpc</a>                        : 2;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG032[ASLPC]. */</span>
<a name="l01096"></a>01096 <span class="preprocessor">#else</span>
<a name="l01097"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#aaa0f2528ea39b9d9125c5b781861d9cc">01097</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#aaa0f2528ea39b9d9125c5b781861d9cc">aslpc</a>                        : 2;
<a name="l01098"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a044ceed0dde96557fb67c78fdb06cbef">01098</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a044ceed0dde96557fb67c78fdb06cbef">reserved_2_2</a>                 : 1;
<a name="l01099"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#ac8aeb5f6f5d08d9f5277b09909ee380d">01099</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#ac8aeb5f6f5d08d9f5277b09909ee380d">rcb</a>                          : 1;
<a name="l01100"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a9ee06db2726630c0e6b0d61c27829123">01100</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a9ee06db2726630c0e6b0d61c27829123">ld</a>                           : 1;
<a name="l01101"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a00c8d163846aa3fb3e007befa8319bbd">01101</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a00c8d163846aa3fb3e007befa8319bbd">rl</a>                           : 1;
<a name="l01102"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#aecaed68235913a76a3bd75a73c1e4e7d">01102</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#aecaed68235913a76a3bd75a73c1e4e7d">ccc</a>                          : 1;
<a name="l01103"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a9e000afb633e4b2c75ebaaea96d86451">01103</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a9e000afb633e4b2c75ebaaea96d86451">es</a>                           : 1;
<a name="l01104"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a5937d06b337ce2812906394461fd4d88">01104</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a5937d06b337ce2812906394461fd4d88">ecpm</a>                         : 1;
<a name="l01105"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a7ec9f4b1d28565eecf841d861b898e37">01105</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a7ec9f4b1d28565eecf841d861b898e37">hawd</a>                         : 1;
<a name="l01106"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a33d9ebd59d72365d885ce4ac7ae862d6">01106</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a33d9ebd59d72365d885ce4ac7ae862d6">lbm_int_enb</a>                  : 1;
<a name="l01107"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#ac73c81521f064095fdec2bee20787beb">01107</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#ac73c81521f064095fdec2bee20787beb">lab_int_enb</a>                  : 1;
<a name="l01108"></a><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a11531004154535d5471f85232d0f498e">01108</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html#a11531004154535d5471f85232d0f498e">reserved_12_31</a>               : 20;
<a name="l01109"></a>01109 <span class="preprocessor">#endif</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg032.html#aa475dac6e740b4de2c2dd25f782fd65d">s</a>;
<a name="l01111"></a><a class="code" href="unioncvmx__pcieepvfx__cfg032.html#abc671fbb53c44a7b2d1692303ed05d7a">01111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html">cvmx_pcieepvfx_cfg032_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg032.html#abc671fbb53c44a7b2d1692303ed05d7a">cn73xx</a>;
<a name="l01112"></a><a class="code" href="unioncvmx__pcieepvfx__cfg032.html#a9b3928db235308e8e6d77d8ed6f02a1f">01112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html">cvmx_pcieepvfx_cfg032_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg032.html#a9b3928db235308e8e6d77d8ed6f02a1f">cn78xx</a>;
<a name="l01113"></a><a class="code" href="unioncvmx__pcieepvfx__cfg032.html#a2bd3f10c2994617a4ee0d3884bcbd205">01113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html">cvmx_pcieepvfx_cfg032_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg032.html#a2bd3f10c2994617a4ee0d3884bcbd205">cn78xxp1</a>;
<a name="l01114"></a><a class="code" href="unioncvmx__pcieepvfx__cfg032.html#aac76829adb89b6fe478b838038cf58d3">01114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg032_1_1cvmx__pcieepvfx__cfg032__s.html">cvmx_pcieepvfx_cfg032_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg032.html#aac76829adb89b6fe478b838038cf58d3">cnf75xx</a>;
<a name="l01115"></a>01115 };
<a name="l01116"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ac7ac0313a8bdbcbe9b51e8b71275025c">01116</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg032.html" title="cvmx_pcieepvf::_cfg032">cvmx_pcieepvfx_cfg032</a> <a class="code" href="unioncvmx__pcieepvfx__cfg032.html" title="cvmx_pcieepvf::_cfg032">cvmx_pcieepvfx_cfg032_t</a>;
<a name="l01117"></a>01117 <span class="comment"></span>
<a name="l01118"></a>01118 <span class="comment">/**</span>
<a name="l01119"></a>01119 <span class="comment"> * cvmx_pcieepvf#_cfg037</span>
<a name="l01120"></a>01120 <span class="comment"> *</span>
<a name="l01121"></a>01121 <span class="comment"> * This register contains the thirty-eighth 32-bits of PCIe type 0 configuration space.</span>
<a name="l01122"></a>01122 <span class="comment"> *</span>
<a name="l01123"></a>01123 <span class="comment"> */</span>
<a name="l01124"></a><a class="code" href="unioncvmx__pcieepvfx__cfg037.html">01124</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg037.html" title="cvmx_pcieepvf::_cfg037">cvmx_pcieepvfx_cfg037</a> {
<a name="l01125"></a><a class="code" href="unioncvmx__pcieepvfx__cfg037.html#a8fe988257d718bdcaa826886c2154be3">01125</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg037.html#a8fe988257d718bdcaa826886c2154be3">u32</a>;
<a name="l01126"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html">01126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html">cvmx_pcieepvfx_cfg037_s</a> {
<a name="l01127"></a>01127 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a9eff1c93c33a4febbc44f5c4c8bb68de">reserved_24_31</a>               : 8;
<a name="l01129"></a>01129     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a6a4cfef7edb0a4fbe5837e4397835d29">meetp</a>                        : 2;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG037[MEETP]. */</span>
<a name="l01130"></a>01130     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#aec3c446967be9092f5470fb7bac20960">eetps</a>                        : 1;  <span class="comment">/**&lt; End-end TLP prefix supported (not supported). */</span>
<a name="l01131"></a>01131     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a2a43def7359b6c9b084046115a351704">effs</a>                         : 1;  <span class="comment">/**&lt; Extended fmt field supported (not supported). */</span>
<a name="l01132"></a>01132     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#ac30cea7f571aa3427efe56ec1dc35a5c">obffs</a>                        : 2;  <span class="comment">/**&lt; Optimized buffer flush fill (OBFF) supported (not supported). */</span>
<a name="l01133"></a>01133     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a5e8e752e9563f5a889b9117dd6d78e59">reserved_14_17</a>               : 4;
<a name="l01134"></a>01134     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a62ab4da44d7462833de0afb22de629d4">tphs</a>                         : 2;  <span class="comment">/**&lt; TPH completer supported (not supported). */</span>
<a name="l01135"></a>01135     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#ac30919086602d9e1bbc6b838c6501d07">ltrs</a>                         : 1;  <span class="comment">/**&lt; Latency tolerance reporting (LTR) mechanism supported (not supported). */</span>
<a name="l01136"></a>01136     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a07525ad249e7c8fad009ba7bb3e71848">noroprpr</a>                     : 1;  <span class="comment">/**&lt; No RO-enabled PR-PR passing. (This bit applies to RCs.) */</span>
<a name="l01137"></a>01137     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a54550312d4771a06d6dfb766b3d741d8">atom128s</a>                     : 1;  <span class="comment">/**&lt; 128-bit AtomicOp supported (not supported). */</span>
<a name="l01138"></a>01138     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a7ef0cac0ea09eeae7c3c9d1341a41d36">atom64s</a>                      : 1;  <span class="comment">/**&lt; 64-bit AtomicOp supported.</span>
<a name="l01139"></a>01139 <span class="comment">                                                         Note that inbound AtomicOps targeting BAR0 are not supported and are dropped as an</span>
<a name="l01140"></a>01140 <span class="comment">                                                         unsupported request.</span>
<a name="l01141"></a>01141 <span class="comment">                                                         Since VF&apos;s are tied to BAR0, all AtomicOp&apos;s will be dropped as unsupported requests.</span>
<a name="l01142"></a>01142 <span class="comment">                                                         ATOM64S is set as an inherited attribute from the PF. */</span>
<a name="l01143"></a>01143     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#acac250ac2dc35099ab3682052a0345e0">atom32s</a>                      : 1;  <span class="comment">/**&lt; 32-bit AtomicOp supported.</span>
<a name="l01144"></a>01144 <span class="comment">                                                         Note that inbound AtomicOps targeting BAR0 are not supported and are dropped as an</span>
<a name="l01145"></a>01145 <span class="comment">                                                         unsupported request.</span>
<a name="l01146"></a>01146 <span class="comment">                                                         Since VF&apos;s are tied to BAR0, all AtomicOp&apos;s will be dropped as unsupported requests.</span>
<a name="l01147"></a>01147 <span class="comment">                                                         ATOM64S is set as an inherited attribute from the PF. */</span>
<a name="l01148"></a>01148     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a07a437af7920989c69a2634bfb30f35e">atom_ops</a>                     : 1;  <span class="comment">/**&lt; AtomicOp routing supported (not applicable for EP). */</span>
<a name="l01149"></a>01149     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a558a5bb8cc0bfb8f5b5acacafb78fff3">ari</a>                          : 1;  <span class="comment">/**&lt; Alternate routing ID forwarding supported (not applicable for EP). */</span>
<a name="l01150"></a>01150     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#ad95eb2c036d1ab93246fa2a952a47d08">ctds</a>                         : 1;  <span class="comment">/**&lt; Completion timeout disable supported. */</span>
<a name="l01151"></a>01151     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a8446d0d536879329e949a706b58e9525">ctrs</a>                         : 4;  <span class="comment">/**&lt; Completion timeout ranges supported. */</span>
<a name="l01152"></a>01152 <span class="preprocessor">#else</span>
<a name="l01153"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a8446d0d536879329e949a706b58e9525">01153</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a8446d0d536879329e949a706b58e9525">ctrs</a>                         : 4;
<a name="l01154"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#ad95eb2c036d1ab93246fa2a952a47d08">01154</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#ad95eb2c036d1ab93246fa2a952a47d08">ctds</a>                         : 1;
<a name="l01155"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a558a5bb8cc0bfb8f5b5acacafb78fff3">01155</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a558a5bb8cc0bfb8f5b5acacafb78fff3">ari</a>                          : 1;
<a name="l01156"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a07a437af7920989c69a2634bfb30f35e">01156</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a07a437af7920989c69a2634bfb30f35e">atom_ops</a>                     : 1;
<a name="l01157"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#acac250ac2dc35099ab3682052a0345e0">01157</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#acac250ac2dc35099ab3682052a0345e0">atom32s</a>                      : 1;
<a name="l01158"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a7ef0cac0ea09eeae7c3c9d1341a41d36">01158</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a7ef0cac0ea09eeae7c3c9d1341a41d36">atom64s</a>                      : 1;
<a name="l01159"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a54550312d4771a06d6dfb766b3d741d8">01159</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a54550312d4771a06d6dfb766b3d741d8">atom128s</a>                     : 1;
<a name="l01160"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a07525ad249e7c8fad009ba7bb3e71848">01160</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a07525ad249e7c8fad009ba7bb3e71848">noroprpr</a>                     : 1;
<a name="l01161"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#ac30919086602d9e1bbc6b838c6501d07">01161</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#ac30919086602d9e1bbc6b838c6501d07">ltrs</a>                         : 1;
<a name="l01162"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a62ab4da44d7462833de0afb22de629d4">01162</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a62ab4da44d7462833de0afb22de629d4">tphs</a>                         : 2;
<a name="l01163"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a5e8e752e9563f5a889b9117dd6d78e59">01163</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a5e8e752e9563f5a889b9117dd6d78e59">reserved_14_17</a>               : 4;
<a name="l01164"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#ac30cea7f571aa3427efe56ec1dc35a5c">01164</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#ac30cea7f571aa3427efe56ec1dc35a5c">obffs</a>                        : 2;
<a name="l01165"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a2a43def7359b6c9b084046115a351704">01165</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a2a43def7359b6c9b084046115a351704">effs</a>                         : 1;
<a name="l01166"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#aec3c446967be9092f5470fb7bac20960">01166</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#aec3c446967be9092f5470fb7bac20960">eetps</a>                        : 1;
<a name="l01167"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a6a4cfef7edb0a4fbe5837e4397835d29">01167</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a6a4cfef7edb0a4fbe5837e4397835d29">meetp</a>                        : 2;
<a name="l01168"></a><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a9eff1c93c33a4febbc44f5c4c8bb68de">01168</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html#a9eff1c93c33a4febbc44f5c4c8bb68de">reserved_24_31</a>               : 8;
<a name="l01169"></a>01169 <span class="preprocessor">#endif</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg037.html#ac6616ab589cdaead8f9031dd554fc400">s</a>;
<a name="l01171"></a><a class="code" href="unioncvmx__pcieepvfx__cfg037.html#afff50515f70e948d3b3607b3c4462c69">01171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html">cvmx_pcieepvfx_cfg037_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg037.html#afff50515f70e948d3b3607b3c4462c69">cn73xx</a>;
<a name="l01172"></a><a class="code" href="unioncvmx__pcieepvfx__cfg037.html#ad8ca1708257034406b8ef6f7fc87c746">01172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html">cvmx_pcieepvfx_cfg037_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg037.html#ad8ca1708257034406b8ef6f7fc87c746">cn78xx</a>;
<a name="l01173"></a><a class="code" href="unioncvmx__pcieepvfx__cfg037.html#a558de2ffdf94fd3a554a9a3dd171c9a5">01173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html">cvmx_pcieepvfx_cfg037_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg037.html#a558de2ffdf94fd3a554a9a3dd171c9a5">cn78xxp1</a>;
<a name="l01174"></a><a class="code" href="unioncvmx__pcieepvfx__cfg037.html#a4123d357ce3cb894681a7985c549204e">01174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg037_1_1cvmx__pcieepvfx__cfg037__s.html">cvmx_pcieepvfx_cfg037_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg037.html#a4123d357ce3cb894681a7985c549204e">cnf75xx</a>;
<a name="l01175"></a>01175 };
<a name="l01176"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a9880295565ddd4bd33e7c8d126c773bd">01176</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg037.html" title="cvmx_pcieepvf::_cfg037">cvmx_pcieepvfx_cfg037</a> <a class="code" href="unioncvmx__pcieepvfx__cfg037.html" title="cvmx_pcieepvf::_cfg037">cvmx_pcieepvfx_cfg037_t</a>;
<a name="l01177"></a>01177 <span class="comment"></span>
<a name="l01178"></a>01178 <span class="comment">/**</span>
<a name="l01179"></a>01179 <span class="comment"> * cvmx_pcieepvf#_cfg038</span>
<a name="l01180"></a>01180 <span class="comment"> *</span>
<a name="l01181"></a>01181 <span class="comment"> * This register contains the thirty-ninth 32-bits of PCIe type 0 configuration space.</span>
<a name="l01182"></a>01182 <span class="comment"> *</span>
<a name="l01183"></a>01183 <span class="comment"> */</span>
<a name="l01184"></a><a class="code" href="unioncvmx__pcieepvfx__cfg038.html">01184</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg038.html" title="cvmx_pcieepvf::_cfg038">cvmx_pcieepvfx_cfg038</a> {
<a name="l01185"></a><a class="code" href="unioncvmx__pcieepvfx__cfg038.html#a75a08dc72675f68e0c6b72b8091edb28">01185</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg038.html#a75a08dc72675f68e0c6b72b8091edb28">u32</a>;
<a name="l01186"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html">01186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html">cvmx_pcieepvfx_cfg038_s</a> {
<a name="l01187"></a>01187 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a0a76ec17ddc40a30c74405f83c62081a">reserved_16_31</a>               : 16;
<a name="l01189"></a>01189     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a354431fb20e7cd1f2b894d06c98f0a03">eetpb</a>                        : 1;  <span class="comment">/**&lt; End-end TLP prefix blocking (not supported). */</span>
<a name="l01190"></a>01190     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a2a87e12fc25bd0c793f4139d6f89e77e">obffe</a>                        : 2;  <span class="comment">/**&lt; Optimized buffer flush fill (OBFF) enable (not supported). */</span>
<a name="l01191"></a>01191     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a78a665905c42c429745527749f48fbb2">reserved_10_12</a>               : 3;
<a name="l01192"></a>01192     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a646435ea45008948b80ddd94e13b5b0a">id0_cp</a>                       : 1;  <span class="comment">/**&lt; ID based ordering completion enable (not supported). */</span>
<a name="l01193"></a>01193     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#ae6d0ed0e866ef9871e4a9f09c77762ea">id0_rq</a>                       : 1;  <span class="comment">/**&lt; ID based ordering request enable (not supported). */</span>
<a name="l01194"></a>01194     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a90a21a706345bd5145a68f549f6585b7">reserved_7_7</a>                 : 1;
<a name="l01195"></a>01195     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a9062486a05ee83b1b392fc1ea0b1a8b3">atom_op</a>                      : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEP()_CFG038[ATOM_OP]. */</span>
<a name="l01196"></a>01196     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#aa5eb58ab62a0b8c050e5ecc9da58c17a">ari</a>                          : 1;  <span class="comment">/**&lt; Alternate routing ID forwarding supported (not supported). */</span>
<a name="l01197"></a>01197     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#aef50938061c4e12d107776e0ce2c5d83">ctd</a>                          : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG038[CTD]. */</span>
<a name="l01198"></a>01198     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#aaf89bbc6d8a1bcbbb669a338cf840a07">ctv</a>                          : 4;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG038[CTV]. */</span>
<a name="l01199"></a>01199 <span class="preprocessor">#else</span>
<a name="l01200"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#aaf89bbc6d8a1bcbbb669a338cf840a07">01200</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#aaf89bbc6d8a1bcbbb669a338cf840a07">ctv</a>                          : 4;
<a name="l01201"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#aef50938061c4e12d107776e0ce2c5d83">01201</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#aef50938061c4e12d107776e0ce2c5d83">ctd</a>                          : 1;
<a name="l01202"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#aa5eb58ab62a0b8c050e5ecc9da58c17a">01202</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#aa5eb58ab62a0b8c050e5ecc9da58c17a">ari</a>                          : 1;
<a name="l01203"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a9062486a05ee83b1b392fc1ea0b1a8b3">01203</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a9062486a05ee83b1b392fc1ea0b1a8b3">atom_op</a>                      : 1;
<a name="l01204"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a90a21a706345bd5145a68f549f6585b7">01204</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a90a21a706345bd5145a68f549f6585b7">reserved_7_7</a>                 : 1;
<a name="l01205"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#ae6d0ed0e866ef9871e4a9f09c77762ea">01205</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#ae6d0ed0e866ef9871e4a9f09c77762ea">id0_rq</a>                       : 1;
<a name="l01206"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a646435ea45008948b80ddd94e13b5b0a">01206</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a646435ea45008948b80ddd94e13b5b0a">id0_cp</a>                       : 1;
<a name="l01207"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a78a665905c42c429745527749f48fbb2">01207</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a78a665905c42c429745527749f48fbb2">reserved_10_12</a>               : 3;
<a name="l01208"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a2a87e12fc25bd0c793f4139d6f89e77e">01208</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a2a87e12fc25bd0c793f4139d6f89e77e">obffe</a>                        : 2;
<a name="l01209"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a354431fb20e7cd1f2b894d06c98f0a03">01209</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a354431fb20e7cd1f2b894d06c98f0a03">eetpb</a>                        : 1;
<a name="l01210"></a><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a0a76ec17ddc40a30c74405f83c62081a">01210</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html#a0a76ec17ddc40a30c74405f83c62081a">reserved_16_31</a>               : 16;
<a name="l01211"></a>01211 <span class="preprocessor">#endif</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg038.html#a45b6fc593031f8abac8277c0a857d1fd">s</a>;
<a name="l01213"></a><a class="code" href="unioncvmx__pcieepvfx__cfg038.html#a0aefc085ab707a82bb32ef5c254e6224">01213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html">cvmx_pcieepvfx_cfg038_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg038.html#a0aefc085ab707a82bb32ef5c254e6224">cn73xx</a>;
<a name="l01214"></a><a class="code" href="unioncvmx__pcieepvfx__cfg038.html#a42aa58366dca3b5d89be1fffa3823328">01214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html">cvmx_pcieepvfx_cfg038_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg038.html#a42aa58366dca3b5d89be1fffa3823328">cn78xx</a>;
<a name="l01215"></a><a class="code" href="unioncvmx__pcieepvfx__cfg038.html#aa2f8c14b7110211f05de6117e0ccee7f">01215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html">cvmx_pcieepvfx_cfg038_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg038.html#aa2f8c14b7110211f05de6117e0ccee7f">cn78xxp1</a>;
<a name="l01216"></a><a class="code" href="unioncvmx__pcieepvfx__cfg038.html#a18558a0d018a1f0c9da1efb0a02fbaec">01216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg038_1_1cvmx__pcieepvfx__cfg038__s.html">cvmx_pcieepvfx_cfg038_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg038.html#a18558a0d018a1f0c9da1efb0a02fbaec">cnf75xx</a>;
<a name="l01217"></a>01217 };
<a name="l01218"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#ab42d29299a61b8c3628284fe1d22f4ed">01218</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg038.html" title="cvmx_pcieepvf::_cfg038">cvmx_pcieepvfx_cfg038</a> <a class="code" href="unioncvmx__pcieepvfx__cfg038.html" title="cvmx_pcieepvf::_cfg038">cvmx_pcieepvfx_cfg038_t</a>;
<a name="l01219"></a>01219 <span class="comment"></span>
<a name="l01220"></a>01220 <span class="comment">/**</span>
<a name="l01221"></a>01221 <span class="comment"> * cvmx_pcieepvf#_cfg039</span>
<a name="l01222"></a>01222 <span class="comment"> *</span>
<a name="l01223"></a>01223 <span class="comment"> * This register contains the fortieth 32-bits of PCIe type 0 configuration space.</span>
<a name="l01224"></a>01224 <span class="comment"> *</span>
<a name="l01225"></a>01225 <span class="comment"> */</span>
<a name="l01226"></a><a class="code" href="unioncvmx__pcieepvfx__cfg039.html">01226</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg039.html" title="cvmx_pcieepvf::_cfg039">cvmx_pcieepvfx_cfg039</a> {
<a name="l01227"></a><a class="code" href="unioncvmx__pcieepvfx__cfg039.html#a4176dba46b66581b493b17cd30a3c1be">01227</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg039.html#a4176dba46b66581b493b17cd30a3c1be">u32</a>;
<a name="l01228"></a><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html">01228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html">cvmx_pcieepvfx_cfg039_s</a> {
<a name="l01229"></a>01229 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#a0436b98fe5033f5538645b0ab235f795">reserved_9_31</a>                : 23;
<a name="l01231"></a>01231     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#a693cc9f63b5185baa37f85c1a24bc9c4">cls</a>                          : 1;  <span class="comment">/**&lt; Crosslink supported. */</span>
<a name="l01232"></a>01232     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#a6700ca0f06ad5887df1a23fe510d2e4b">slsv</a>                         : 7;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG039[SLSV]. */</span>
<a name="l01233"></a>01233     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#ac4fc1ff3d38b2128cd0313c6616db902">reserved_0_0</a>                 : 1;
<a name="l01234"></a>01234 <span class="preprocessor">#else</span>
<a name="l01235"></a><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#ac4fc1ff3d38b2128cd0313c6616db902">01235</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#ac4fc1ff3d38b2128cd0313c6616db902">reserved_0_0</a>                 : 1;
<a name="l01236"></a><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#a6700ca0f06ad5887df1a23fe510d2e4b">01236</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#a6700ca0f06ad5887df1a23fe510d2e4b">slsv</a>                         : 7;
<a name="l01237"></a><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#a693cc9f63b5185baa37f85c1a24bc9c4">01237</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#a693cc9f63b5185baa37f85c1a24bc9c4">cls</a>                          : 1;
<a name="l01238"></a><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#a0436b98fe5033f5538645b0ab235f795">01238</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html#a0436b98fe5033f5538645b0ab235f795">reserved_9_31</a>                : 23;
<a name="l01239"></a>01239 <span class="preprocessor">#endif</span>
<a name="l01240"></a>01240 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg039.html#a10a3bc706fc4fa94aceb2a3220787e57">s</a>;
<a name="l01241"></a><a class="code" href="unioncvmx__pcieepvfx__cfg039.html#acd350a49377b7ac11fcbaa5c8c119c15">01241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html">cvmx_pcieepvfx_cfg039_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg039.html#acd350a49377b7ac11fcbaa5c8c119c15">cn73xx</a>;
<a name="l01242"></a><a class="code" href="unioncvmx__pcieepvfx__cfg039.html#aec27216ac812339c749369f132c67694">01242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html">cvmx_pcieepvfx_cfg039_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg039.html#aec27216ac812339c749369f132c67694">cn78xx</a>;
<a name="l01243"></a><a class="code" href="unioncvmx__pcieepvfx__cfg039.html#a575bf9f855481aecc7c09270a35db7eb">01243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html">cvmx_pcieepvfx_cfg039_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg039.html#a575bf9f855481aecc7c09270a35db7eb">cn78xxp1</a>;
<a name="l01244"></a><a class="code" href="unioncvmx__pcieepvfx__cfg039.html#a8d327fa36559f4c742ba3cf7f6b9f7d7">01244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg039_1_1cvmx__pcieepvfx__cfg039__s.html">cvmx_pcieepvfx_cfg039_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg039.html#a8d327fa36559f4c742ba3cf7f6b9f7d7">cnf75xx</a>;
<a name="l01245"></a>01245 };
<a name="l01246"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a6a6a309cc680db541a0e821eeb86fe2f">01246</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg039.html" title="cvmx_pcieepvf::_cfg039">cvmx_pcieepvfx_cfg039</a> <a class="code" href="unioncvmx__pcieepvfx__cfg039.html" title="cvmx_pcieepvf::_cfg039">cvmx_pcieepvfx_cfg039_t</a>;
<a name="l01247"></a>01247 <span class="comment"></span>
<a name="l01248"></a>01248 <span class="comment">/**</span>
<a name="l01249"></a>01249 <span class="comment"> * cvmx_pcieepvf#_cfg040</span>
<a name="l01250"></a>01250 <span class="comment"> *</span>
<a name="l01251"></a>01251 <span class="comment"> * This register contains the forty-first 32-bits of PCIe type 0 configuration space.</span>
<a name="l01252"></a>01252 <span class="comment"> *</span>
<a name="l01253"></a>01253 <span class="comment"> */</span>
<a name="l01254"></a><a class="code" href="unioncvmx__pcieepvfx__cfg040.html">01254</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg040.html" title="cvmx_pcieepvf::_cfg040">cvmx_pcieepvfx_cfg040</a> {
<a name="l01255"></a><a class="code" href="unioncvmx__pcieepvfx__cfg040.html#ad93482e7d2f7e6e1ea4842d7bae64ce2">01255</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg040.html#ad93482e7d2f7e6e1ea4842d7bae64ce2">u32</a>;
<a name="l01256"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html">01256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html">cvmx_pcieepvfx_cfg040_s</a> {
<a name="l01257"></a>01257 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01258"></a>01258 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a03341f4375fae8b03f3723e090fcca66">reserved_17_31</a>               : 15;
<a name="l01259"></a>01259     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a9001b163246319e56cc43b01c6222c5f">cdl</a>                          : 1;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG040[CDL]. */</span>
<a name="l01260"></a>01260     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ae6e3932faa2f0b8f09a8e73b39338e15">reserved_13_15</a>               : 3;
<a name="l01261"></a>01261     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ae9c817e53ae7ff931bf7a15d339e304b">cde</a>                          : 1;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l01262"></a>01262     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#aa44bbe2ed7f4903e3a29722c4e434964">csos</a>                         : 1;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l01263"></a>01263     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a6d3e5f4b04f513192db82ca44985185c">emc</a>                          : 1;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l01264"></a>01264     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a47c47835364ea85c466b843b0a47c7b9">tm</a>                           : 3;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l01265"></a>01265     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#abb43bb6a8171e25b7a5d93d3ca628996">sde</a>                          : 1;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l01266"></a>01266     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a03573ead10e7e194554b61d5a08cb7d7">hasd</a>                         : 1;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l01267"></a>01267     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ac49deeafe61f04cc9d49ecb8a3e67f5d">ec</a>                           : 1;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l01268"></a>01268     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ac8082bf55cf77c608931c419e483bdd4">tls</a>                          : 4;  <span class="comment">/**&lt; VF&apos;s read-only zeros. */</span>
<a name="l01269"></a>01269 <span class="preprocessor">#else</span>
<a name="l01270"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ac8082bf55cf77c608931c419e483bdd4">01270</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ac8082bf55cf77c608931c419e483bdd4">tls</a>                          : 4;
<a name="l01271"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ac49deeafe61f04cc9d49ecb8a3e67f5d">01271</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ac49deeafe61f04cc9d49ecb8a3e67f5d">ec</a>                           : 1;
<a name="l01272"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a03573ead10e7e194554b61d5a08cb7d7">01272</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a03573ead10e7e194554b61d5a08cb7d7">hasd</a>                         : 1;
<a name="l01273"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#abb43bb6a8171e25b7a5d93d3ca628996">01273</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#abb43bb6a8171e25b7a5d93d3ca628996">sde</a>                          : 1;
<a name="l01274"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a47c47835364ea85c466b843b0a47c7b9">01274</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a47c47835364ea85c466b843b0a47c7b9">tm</a>                           : 3;
<a name="l01275"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a6d3e5f4b04f513192db82ca44985185c">01275</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a6d3e5f4b04f513192db82ca44985185c">emc</a>                          : 1;
<a name="l01276"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#aa44bbe2ed7f4903e3a29722c4e434964">01276</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#aa44bbe2ed7f4903e3a29722c4e434964">csos</a>                         : 1;
<a name="l01277"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ae9c817e53ae7ff931bf7a15d339e304b">01277</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ae9c817e53ae7ff931bf7a15d339e304b">cde</a>                          : 1;
<a name="l01278"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ae6e3932faa2f0b8f09a8e73b39338e15">01278</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#ae6e3932faa2f0b8f09a8e73b39338e15">reserved_13_15</a>               : 3;
<a name="l01279"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a9001b163246319e56cc43b01c6222c5f">01279</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a9001b163246319e56cc43b01c6222c5f">cdl</a>                          : 1;
<a name="l01280"></a><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a03341f4375fae8b03f3723e090fcca66">01280</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html#a03341f4375fae8b03f3723e090fcca66">reserved_17_31</a>               : 15;
<a name="l01281"></a>01281 <span class="preprocessor">#endif</span>
<a name="l01282"></a>01282 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg040.html#ac28590bb9981064fa7d5a342f89ca241">s</a>;
<a name="l01283"></a><a class="code" href="unioncvmx__pcieepvfx__cfg040.html#a3fc153719340023807646848c9a6b4ab">01283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html">cvmx_pcieepvfx_cfg040_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg040.html#a3fc153719340023807646848c9a6b4ab">cn73xx</a>;
<a name="l01284"></a><a class="code" href="unioncvmx__pcieepvfx__cfg040.html#ad754a02808a51411614593901a437820">01284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html">cvmx_pcieepvfx_cfg040_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg040.html#ad754a02808a51411614593901a437820">cn78xx</a>;
<a name="l01285"></a><a class="code" href="unioncvmx__pcieepvfx__cfg040.html#aa23e5480e7d3f29ff00dca3544be824c">01285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html">cvmx_pcieepvfx_cfg040_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg040.html#aa23e5480e7d3f29ff00dca3544be824c">cn78xxp1</a>;
<a name="l01286"></a><a class="code" href="unioncvmx__pcieepvfx__cfg040.html#ac442a7c861561be38901a4ee74a72eef">01286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg040_1_1cvmx__pcieepvfx__cfg040__s.html">cvmx_pcieepvfx_cfg040_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg040.html#ac442a7c861561be38901a4ee74a72eef">cnf75xx</a>;
<a name="l01287"></a>01287 };
<a name="l01288"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a1ae59f3f4fa889506232ff4d96726841">01288</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg040.html" title="cvmx_pcieepvf::_cfg040">cvmx_pcieepvfx_cfg040</a> <a class="code" href="unioncvmx__pcieepvfx__cfg040.html" title="cvmx_pcieepvf::_cfg040">cvmx_pcieepvfx_cfg040_t</a>;
<a name="l01289"></a>01289 <span class="comment"></span>
<a name="l01290"></a>01290 <span class="comment">/**</span>
<a name="l01291"></a>01291 <span class="comment"> * cvmx_pcieepvf#_cfg044</span>
<a name="l01292"></a>01292 <span class="comment"> *</span>
<a name="l01293"></a>01293 <span class="comment"> * This register contains the forty-fifth 32-bits of PCIe type 0 configuration space.</span>
<a name="l01294"></a>01294 <span class="comment"> *</span>
<a name="l01295"></a>01295 <span class="comment"> */</span>
<a name="l01296"></a><a class="code" href="unioncvmx__pcieepvfx__cfg044.html">01296</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg044.html" title="cvmx_pcieepvf::_cfg044">cvmx_pcieepvfx_cfg044</a> {
<a name="l01297"></a><a class="code" href="unioncvmx__pcieepvfx__cfg044.html#ae7bcc67ae47ef7e0b07cfb9af469bd83">01297</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg044.html#ae7bcc67ae47ef7e0b07cfb9af469bd83">u32</a>;
<a name="l01298"></a><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html">01298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html">cvmx_pcieepvfx_cfg044_s</a> {
<a name="l01299"></a>01299 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#a36d61c071d3854fe166a31d1d85c5124">msixen</a>                       : 1;  <span class="comment">/**&lt; MSI-X enable. */</span>
<a name="l01301"></a>01301     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#acea26e73f59a0ad2390e458eb9fc44d9">funm</a>                         : 1;  <span class="comment">/**&lt; Function mask.</span>
<a name="l01302"></a>01302 <span class="comment">                                                         0 = Each vectors mask bit determines whether the vector is masked or not.</span>
<a name="l01303"></a>01303 <span class="comment">                                                         1 = All vectors associated with the function are masked, regardless of their respective</span>
<a name="l01304"></a>01304 <span class="comment">                                                         per-vector mask bits. */</span>
<a name="l01305"></a>01305     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#afdd5472e996da1be8721c4d6e1e98c4d">reserved_27_29</a>               : 3;
<a name="l01306"></a>01306     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#a09dcf90d175fd50d9eb3551c0f1a0325">msixts</a>                       : 11; <span class="comment">/**&lt; MSI-X table size encoded as (table size - 1).</span>
<a name="l01307"></a>01307 <span class="comment">                                                         This field is writable through PEM()_CFG_WR when PEM()_CFG_WR[ADDR[31]] is set. */</span>
<a name="l01308"></a>01308     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#aedab2fa7cac7924f637e8d52cd5bfd8e">ncp</a>                          : 8;  <span class="comment">/**&lt; Next capability pointer. */</span>
<a name="l01309"></a>01309     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#ad0cb1f80c21de40ba89aa0e9505c1a5f">msixcid</a>                      : 8;  <span class="comment">/**&lt; MSI-X capability ID. */</span>
<a name="l01310"></a>01310 <span class="preprocessor">#else</span>
<a name="l01311"></a><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#ad0cb1f80c21de40ba89aa0e9505c1a5f">01311</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#ad0cb1f80c21de40ba89aa0e9505c1a5f">msixcid</a>                      : 8;
<a name="l01312"></a><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#aedab2fa7cac7924f637e8d52cd5bfd8e">01312</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#aedab2fa7cac7924f637e8d52cd5bfd8e">ncp</a>                          : 8;
<a name="l01313"></a><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#a09dcf90d175fd50d9eb3551c0f1a0325">01313</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#a09dcf90d175fd50d9eb3551c0f1a0325">msixts</a>                       : 11;
<a name="l01314"></a><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#afdd5472e996da1be8721c4d6e1e98c4d">01314</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#afdd5472e996da1be8721c4d6e1e98c4d">reserved_27_29</a>               : 3;
<a name="l01315"></a><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#acea26e73f59a0ad2390e458eb9fc44d9">01315</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#acea26e73f59a0ad2390e458eb9fc44d9">funm</a>                         : 1;
<a name="l01316"></a><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#a36d61c071d3854fe166a31d1d85c5124">01316</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html#a36d61c071d3854fe166a31d1d85c5124">msixen</a>                       : 1;
<a name="l01317"></a>01317 <span class="preprocessor">#endif</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg044.html#a1a932fc2c64c2683d92b29e7a27a18b6">s</a>;
<a name="l01319"></a><a class="code" href="unioncvmx__pcieepvfx__cfg044.html#ae7bbf34e0455592e3624ec68ddf64003">01319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html">cvmx_pcieepvfx_cfg044_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg044.html#ae7bbf34e0455592e3624ec68ddf64003">cn73xx</a>;
<a name="l01320"></a><a class="code" href="unioncvmx__pcieepvfx__cfg044.html#a40f9b93579149f6631f2570d38d3ff07">01320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html">cvmx_pcieepvfx_cfg044_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg044.html#a40f9b93579149f6631f2570d38d3ff07">cn78xx</a>;
<a name="l01321"></a><a class="code" href="unioncvmx__pcieepvfx__cfg044.html#ad83c8232c8b829b72f89ab449d6a39ed">01321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html">cvmx_pcieepvfx_cfg044_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg044.html#ad83c8232c8b829b72f89ab449d6a39ed">cn78xxp1</a>;
<a name="l01322"></a><a class="code" href="unioncvmx__pcieepvfx__cfg044.html#af5601c87575484d1f0b5d68827942fde">01322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg044_1_1cvmx__pcieepvfx__cfg044__s.html">cvmx_pcieepvfx_cfg044_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg044.html#af5601c87575484d1f0b5d68827942fde">cnf75xx</a>;
<a name="l01323"></a>01323 };
<a name="l01324"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a416d7ef8090a90f16b96185446a8f473">01324</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg044.html" title="cvmx_pcieepvf::_cfg044">cvmx_pcieepvfx_cfg044</a> <a class="code" href="unioncvmx__pcieepvfx__cfg044.html" title="cvmx_pcieepvf::_cfg044">cvmx_pcieepvfx_cfg044_t</a>;
<a name="l01325"></a>01325 <span class="comment"></span>
<a name="l01326"></a>01326 <span class="comment">/**</span>
<a name="l01327"></a>01327 <span class="comment"> * cvmx_pcieepvf#_cfg045</span>
<a name="l01328"></a>01328 <span class="comment"> *</span>
<a name="l01329"></a>01329 <span class="comment"> * This register contains the forty-sixth 32-bits of PCIe type 0 configuration space.</span>
<a name="l01330"></a>01330 <span class="comment"> *</span>
<a name="l01331"></a>01331 <span class="comment"> */</span>
<a name="l01332"></a><a class="code" href="unioncvmx__pcieepvfx__cfg045.html">01332</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg045.html" title="cvmx_pcieepvf::_cfg045">cvmx_pcieepvfx_cfg045</a> {
<a name="l01333"></a><a class="code" href="unioncvmx__pcieepvfx__cfg045.html#ab13920c61a5d0e75443a473749d30787">01333</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg045.html#ab13920c61a5d0e75443a473749d30787">u32</a>;
<a name="l01334"></a><a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html">01334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html">cvmx_pcieepvfx_cfg045_s</a> {
<a name="l01335"></a>01335 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html#a79e3e7259712ecaeca309dffaf29eb7c">msixtoffs</a>                    : 29; <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG045[MSIXTS]. */</span>
<a name="l01337"></a>01337     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html#ad2ea0797e0921d099a8b1d89becb788d">msixtbir</a>                     : 3;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG045[MSIXTBIR]. */</span>
<a name="l01338"></a>01338 <span class="preprocessor">#else</span>
<a name="l01339"></a><a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html#ad2ea0797e0921d099a8b1d89becb788d">01339</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html#ad2ea0797e0921d099a8b1d89becb788d">msixtbir</a>                     : 3;
<a name="l01340"></a><a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html#a79e3e7259712ecaeca309dffaf29eb7c">01340</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html#a79e3e7259712ecaeca309dffaf29eb7c">msixtoffs</a>                    : 29;
<a name="l01341"></a>01341 <span class="preprocessor">#endif</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg045.html#ab4a04da89a874847bdf2a90d27a2de39">s</a>;
<a name="l01343"></a><a class="code" href="unioncvmx__pcieepvfx__cfg045.html#a5292253937c2c9b704e8a28b58a0ad28">01343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html">cvmx_pcieepvfx_cfg045_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg045.html#a5292253937c2c9b704e8a28b58a0ad28">cn73xx</a>;
<a name="l01344"></a><a class="code" href="unioncvmx__pcieepvfx__cfg045.html#ad14b66195290a965f24039aa6f8fc848">01344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html">cvmx_pcieepvfx_cfg045_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg045.html#ad14b66195290a965f24039aa6f8fc848">cn78xx</a>;
<a name="l01345"></a><a class="code" href="unioncvmx__pcieepvfx__cfg045.html#a8690f9b5c9d288859aa65b201662030a">01345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html">cvmx_pcieepvfx_cfg045_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg045.html#a8690f9b5c9d288859aa65b201662030a">cn78xxp1</a>;
<a name="l01346"></a><a class="code" href="unioncvmx__pcieepvfx__cfg045.html#a2baee5473e485e2df76d27d9c2a925b6">01346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg045_1_1cvmx__pcieepvfx__cfg045__s.html">cvmx_pcieepvfx_cfg045_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg045.html#a2baee5473e485e2df76d27d9c2a925b6">cnf75xx</a>;
<a name="l01347"></a>01347 };
<a name="l01348"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a551f77530b4631a6efc4ecbc9f4c8e7f">01348</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg045.html" title="cvmx_pcieepvf::_cfg045">cvmx_pcieepvfx_cfg045</a> <a class="code" href="unioncvmx__pcieepvfx__cfg045.html" title="cvmx_pcieepvf::_cfg045">cvmx_pcieepvfx_cfg045_t</a>;
<a name="l01349"></a>01349 <span class="comment"></span>
<a name="l01350"></a>01350 <span class="comment">/**</span>
<a name="l01351"></a>01351 <span class="comment"> * cvmx_pcieepvf#_cfg046</span>
<a name="l01352"></a>01352 <span class="comment"> *</span>
<a name="l01353"></a>01353 <span class="comment"> * This register contains the forty-seventh 32-bits of PCIe type 0 configuration space.</span>
<a name="l01354"></a>01354 <span class="comment"> *</span>
<a name="l01355"></a>01355 <span class="comment"> */</span>
<a name="l01356"></a><a class="code" href="unioncvmx__pcieepvfx__cfg046.html">01356</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg046.html" title="cvmx_pcieepvf::_cfg046">cvmx_pcieepvfx_cfg046</a> {
<a name="l01357"></a><a class="code" href="unioncvmx__pcieepvfx__cfg046.html#a39edea2dd9e09dd7a6d1e6f6b8b4e839">01357</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg046.html#a39edea2dd9e09dd7a6d1e6f6b8b4e839">u32</a>;
<a name="l01358"></a><a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html">01358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html">cvmx_pcieepvfx_cfg046_s</a> {
<a name="l01359"></a>01359 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01360"></a>01360 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html#ad010e4c3c6cda12ab4094e4a75abe3b0">msixpoffs</a>                    : 29; <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEP()_CFG046[MSIXPOFFS]. */</span>
<a name="l01361"></a>01361     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html#aefba268942c7e624f737536a49942f6b">msixpbir</a>                     : 3;  <span class="comment">/**&lt; Read-only copy of the associated PF&apos;s PCIEEP()_CFG046[MSIXPBIR]. */</span>
<a name="l01362"></a>01362 <span class="preprocessor">#else</span>
<a name="l01363"></a><a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html#aefba268942c7e624f737536a49942f6b">01363</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html#aefba268942c7e624f737536a49942f6b">msixpbir</a>                     : 3;
<a name="l01364"></a><a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html#ad010e4c3c6cda12ab4094e4a75abe3b0">01364</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html#ad010e4c3c6cda12ab4094e4a75abe3b0">msixpoffs</a>                    : 29;
<a name="l01365"></a>01365 <span class="preprocessor">#endif</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg046.html#a553d00d0b9bfdc46fd427c3128e0562d">s</a>;
<a name="l01367"></a><a class="code" href="unioncvmx__pcieepvfx__cfg046.html#a225317fc579d8d33dd2ec9a2b3ae466b">01367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html">cvmx_pcieepvfx_cfg046_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg046.html#a225317fc579d8d33dd2ec9a2b3ae466b">cn73xx</a>;
<a name="l01368"></a><a class="code" href="unioncvmx__pcieepvfx__cfg046.html#a46cf0b47c5bf70e5d2a26dd0f1389bce">01368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html">cvmx_pcieepvfx_cfg046_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg046.html#a46cf0b47c5bf70e5d2a26dd0f1389bce">cn78xx</a>;
<a name="l01369"></a><a class="code" href="unioncvmx__pcieepvfx__cfg046.html#af705a909ce10164f3b7553813c99b394">01369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html">cvmx_pcieepvfx_cfg046_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg046.html#af705a909ce10164f3b7553813c99b394">cn78xxp1</a>;
<a name="l01370"></a><a class="code" href="unioncvmx__pcieepvfx__cfg046.html#a38b07f585bcfd762b6f61acfa3dda071">01370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg046_1_1cvmx__pcieepvfx__cfg046__s.html">cvmx_pcieepvfx_cfg046_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg046.html#a38b07f585bcfd762b6f61acfa3dda071">cnf75xx</a>;
<a name="l01371"></a>01371 };
<a name="l01372"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a83922dceb04733997b24ae4e4a31a42f">01372</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg046.html" title="cvmx_pcieepvf::_cfg046">cvmx_pcieepvfx_cfg046</a> <a class="code" href="unioncvmx__pcieepvfx__cfg046.html" title="cvmx_pcieepvf::_cfg046">cvmx_pcieepvfx_cfg046_t</a>;
<a name="l01373"></a>01373 <span class="comment"></span>
<a name="l01374"></a>01374 <span class="comment">/**</span>
<a name="l01375"></a>01375 <span class="comment"> * cvmx_pcieepvf#_cfg064</span>
<a name="l01376"></a>01376 <span class="comment"> *</span>
<a name="l01377"></a>01377 <span class="comment"> * This register contains the sixty-fifth 32-bits of PCIe type 0 configuration space.</span>
<a name="l01378"></a>01378 <span class="comment"> *</span>
<a name="l01379"></a>01379 <span class="comment"> */</span>
<a name="l01380"></a><a class="code" href="unioncvmx__pcieepvfx__cfg064.html">01380</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg064.html" title="cvmx_pcieepvf::_cfg064">cvmx_pcieepvfx_cfg064</a> {
<a name="l01381"></a><a class="code" href="unioncvmx__pcieepvfx__cfg064.html#aedb4823ffdd45f002fd8cd1fffd34279">01381</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg064.html#aedb4823ffdd45f002fd8cd1fffd34279">u32</a>;
<a name="l01382"></a><a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html">01382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html">cvmx_pcieepvfx_cfg064_s</a> {
<a name="l01383"></a>01383 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html#ad32512692f066df53a3940a6d3423a18">nco</a>                          : 12; <span class="comment">/**&lt; Next capability offset. */</span>
<a name="l01385"></a>01385     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html#ac3589912fe1a0446d7a89d28db8539b2">cv</a>                           : 4;  <span class="comment">/**&lt; Capability version. */</span>
<a name="l01386"></a>01386     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html#a0bb5eae2804819fef6d1d744cf313f56">ariid</a>                        : 16; <span class="comment">/**&lt; PCIE Express extended capability */</span>
<a name="l01387"></a>01387 <span class="preprocessor">#else</span>
<a name="l01388"></a><a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html#a0bb5eae2804819fef6d1d744cf313f56">01388</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html#a0bb5eae2804819fef6d1d744cf313f56">ariid</a>                        : 16;
<a name="l01389"></a><a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html#ac3589912fe1a0446d7a89d28db8539b2">01389</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html#ac3589912fe1a0446d7a89d28db8539b2">cv</a>                           : 4;
<a name="l01390"></a><a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html#ad32512692f066df53a3940a6d3423a18">01390</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html#ad32512692f066df53a3940a6d3423a18">nco</a>                          : 12;
<a name="l01391"></a>01391 <span class="preprocessor">#endif</span>
<a name="l01392"></a>01392 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg064.html#a6694b924438c5a421a1976501462db22">s</a>;
<a name="l01393"></a><a class="code" href="unioncvmx__pcieepvfx__cfg064.html#a12873a51c22213aa3ad7727ba937a4f2">01393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html">cvmx_pcieepvfx_cfg064_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg064.html#a12873a51c22213aa3ad7727ba937a4f2">cn73xx</a>;
<a name="l01394"></a><a class="code" href="unioncvmx__pcieepvfx__cfg064.html#a984b3fa0b064717a8dac7311d42ca085">01394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html">cvmx_pcieepvfx_cfg064_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg064.html#a984b3fa0b064717a8dac7311d42ca085">cn78xx</a>;
<a name="l01395"></a><a class="code" href="unioncvmx__pcieepvfx__cfg064.html#a1c21c13242dc9c74244aa34d8cfcecc8">01395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html">cvmx_pcieepvfx_cfg064_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg064.html#a1c21c13242dc9c74244aa34d8cfcecc8">cn78xxp1</a>;
<a name="l01396"></a><a class="code" href="unioncvmx__pcieepvfx__cfg064.html#a5fbcf888d83f38e52b05ac922ce33516">01396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg064_1_1cvmx__pcieepvfx__cfg064__s.html">cvmx_pcieepvfx_cfg064_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg064.html#a5fbcf888d83f38e52b05ac922ce33516">cnf75xx</a>;
<a name="l01397"></a>01397 };
<a name="l01398"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a773d7f98ab5b1b5169454c96ca500a1b">01398</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg064.html" title="cvmx_pcieepvf::_cfg064">cvmx_pcieepvfx_cfg064</a> <a class="code" href="unioncvmx__pcieepvfx__cfg064.html" title="cvmx_pcieepvf::_cfg064">cvmx_pcieepvfx_cfg064_t</a>;
<a name="l01399"></a>01399 <span class="comment"></span>
<a name="l01400"></a>01400 <span class="comment">/**</span>
<a name="l01401"></a>01401 <span class="comment"> * cvmx_pcieepvf#_cfg065</span>
<a name="l01402"></a>01402 <span class="comment"> *</span>
<a name="l01403"></a>01403 <span class="comment"> * This register contains the sixty-sixth 32-bits of PCIe type 0 configuration space.</span>
<a name="l01404"></a>01404 <span class="comment"> *</span>
<a name="l01405"></a>01405 <span class="comment"> */</span>
<a name="l01406"></a><a class="code" href="unioncvmx__pcieepvfx__cfg065.html">01406</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg065.html" title="cvmx_pcieepvf::_cfg065">cvmx_pcieepvfx_cfg065</a> {
<a name="l01407"></a><a class="code" href="unioncvmx__pcieepvfx__cfg065.html#a1d598193eb81c2fe0c40e860754a7aa3">01407</a>     uint32_t <a class="code" href="unioncvmx__pcieepvfx__cfg065.html#a1d598193eb81c2fe0c40e860754a7aa3">u32</a>;
<a name="l01408"></a><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html">01408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html">cvmx_pcieepvfx_cfg065_s</a> {
<a name="l01409"></a>01409 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01410"></a>01410 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a2919fc2da290d216cd2dab61fa9bce0f">reserved_24_31</a>               : 8;
<a name="l01411"></a>01411     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#af81cd02d27379055272bb865fbd8cdc4">fg</a>                           : 4;  <span class="comment">/**&lt; Function group. */</span>
<a name="l01412"></a>01412     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#ab9c0b4a0a5eb6115b7eff7070f9df8c4">reserved_18_19</a>               : 2;
<a name="l01413"></a>01413     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a1c681e7a9073fa4c252263a45dba2ea6">acsfge</a>                       : 1;  <span class="comment">/**&lt; ACS function groups enable (A). */</span>
<a name="l01414"></a>01414     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a638f4bb5dc350ca41f6abd0b515beff7">mfvcfge</a>                      : 1;  <span class="comment">/**&lt; MFVC function groups enable (M). */</span>
<a name="l01415"></a>01415     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a153a724dd49d40aca2fb680fd589809c">reserved_2_15</a>                : 14;
<a name="l01416"></a>01416     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a86eaf6e124aa1112f8c63e6739644c96">acsfgc</a>                       : 1;  <span class="comment">/**&lt; ACS function groups capability. */</span>
<a name="l01417"></a>01417     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#acfa0185ad6cc5d338de572c5a76d5677">mfvcfgc</a>                      : 1;  <span class="comment">/**&lt; MFVC function groups capability. */</span>
<a name="l01418"></a>01418 <span class="preprocessor">#else</span>
<a name="l01419"></a><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#acfa0185ad6cc5d338de572c5a76d5677">01419</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#acfa0185ad6cc5d338de572c5a76d5677">mfvcfgc</a>                      : 1;
<a name="l01420"></a><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a86eaf6e124aa1112f8c63e6739644c96">01420</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a86eaf6e124aa1112f8c63e6739644c96">acsfgc</a>                       : 1;
<a name="l01421"></a><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a153a724dd49d40aca2fb680fd589809c">01421</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a153a724dd49d40aca2fb680fd589809c">reserved_2_15</a>                : 14;
<a name="l01422"></a><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a638f4bb5dc350ca41f6abd0b515beff7">01422</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a638f4bb5dc350ca41f6abd0b515beff7">mfvcfge</a>                      : 1;
<a name="l01423"></a><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a1c681e7a9073fa4c252263a45dba2ea6">01423</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a1c681e7a9073fa4c252263a45dba2ea6">acsfge</a>                       : 1;
<a name="l01424"></a><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#ab9c0b4a0a5eb6115b7eff7070f9df8c4">01424</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#ab9c0b4a0a5eb6115b7eff7070f9df8c4">reserved_18_19</a>               : 2;
<a name="l01425"></a><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#af81cd02d27379055272bb865fbd8cdc4">01425</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#af81cd02d27379055272bb865fbd8cdc4">fg</a>                           : 4;
<a name="l01426"></a><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a2919fc2da290d216cd2dab61fa9bce0f">01426</a>     uint32_t <a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html#a2919fc2da290d216cd2dab61fa9bce0f">reserved_24_31</a>               : 8;
<a name="l01427"></a>01427 <span class="preprocessor">#endif</span>
<a name="l01428"></a>01428 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pcieepvfx__cfg065.html#a91bc423cd5c246a8af3d9a97ca6ab27a">s</a>;
<a name="l01429"></a><a class="code" href="unioncvmx__pcieepvfx__cfg065.html#a4ba06f6fac147d72e35fe971712eec46">01429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html">cvmx_pcieepvfx_cfg065_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg065.html#a4ba06f6fac147d72e35fe971712eec46">cn73xx</a>;
<a name="l01430"></a><a class="code" href="unioncvmx__pcieepvfx__cfg065.html#afe2675182ff2b8e24634160564ebb101">01430</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html">cvmx_pcieepvfx_cfg065_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg065.html#afe2675182ff2b8e24634160564ebb101">cn78xx</a>;
<a name="l01431"></a><a class="code" href="unioncvmx__pcieepvfx__cfg065.html#af5ab5c14afc6871af9204b829d062107">01431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html">cvmx_pcieepvfx_cfg065_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg065.html#af5ab5c14afc6871af9204b829d062107">cn78xxp1</a>;
<a name="l01432"></a><a class="code" href="unioncvmx__pcieepvfx__cfg065.html#a34de1e3fc072ec031a2aafbd6bf3cb81">01432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pcieepvfx__cfg065_1_1cvmx__pcieepvfx__cfg065__s.html">cvmx_pcieepvfx_cfg065_s</a>        <a class="code" href="unioncvmx__pcieepvfx__cfg065.html#a34de1e3fc072ec031a2aafbd6bf3cb81">cnf75xx</a>;
<a name="l01433"></a>01433 };
<a name="l01434"></a><a class="code" href="cvmx-pcieepvfx-defs_8h.html#a1ee78aff74df381f2dac63438132956a">01434</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pcieepvfx__cfg065.html" title="cvmx_pcieepvf::_cfg065">cvmx_pcieepvfx_cfg065</a> <a class="code" href="unioncvmx__pcieepvfx__cfg065.html" title="cvmx_pcieepvf::_cfg065">cvmx_pcieepvfx_cfg065_t</a>;
<a name="l01435"></a>01435 
<a name="l01436"></a>01436 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
