# ChaCha20 Hardware Accelerator on PYNQ FPGA

## Overview
This project aims to implement the **ChaCha20 encryption algorithm** on the **PYNQ-Z2 FPGA**.  
ChaCha20 is a **high-speed stream cipher** used in modern cryptographic applications, known for its simplicity and security.  
The goal is to create a **hardware-accelerated implementation** that efficiently processes ChaCha20 operations on FPGA.  

## Features
- âœ… **ChaCha20 Stream Cipher** â€“ 20-round encryption implementation  
- ğŸš€ **FPGA Acceleration** â€“ Designed for efficient parallel processing  
- ğŸ **Python API** â€“ Interface for testing and verification  
- ğŸ›ï¸ **Optimized for PYNQ** â€“ Uses FPGA hardware overlays  

## ğŸ“ Project Structure

```
â”‚â”€â”€ src         # SystemVerilog implementation of ChaCha20
â”‚â”€â”€ tb          # Testbenches for simulation and verification
â”‚â”€â”€ tools       # Python scripts for FPGA communication
â”‚â”€â”€ docs        # Documentation and research materials
â”‚â”€â”€ interface   # Web & shell-based user interfaces
â”‚â”€â”€ README.md   # Project description
```


## ğŸ›  Prerequisites

- **PYNQ-Z2 FPGA** with PYNQ OS installed  
- **Xilinx Vivado & Vitis** for FPGA development  
- **Python 3.x** with PYNQ libraries  

## ğŸ”§ Installation  

Run these commands:   
```sh
git clone https://github.com/prxnav2005/ChaCha20-PYNQ.git  
cd ChaCha20-PYNQ  

pip install pynq  

python tools/test_chacha20.py  
```

# Roadmap

## Phase 1: Research & Planning
- [ ] Understand the ChaCha20 algorithm
- [ ] Study FPGA implementation strategies
- [ ] Learn PYNQ framework and overlay development

## Phase 2: Initial Software Implementation
- [ ] Implement ChaCha20 in Python for verification
- [ ] Develop test cases and validate correctness

## Phase 3: Hardware Design
- [ ] Design ChaCha20 in SystemVerilog
- [ ] Simulate and verify functionality
- [ ] Optimize design for FPGA resource efficiency

## Phase 4: FPGA Integration
- [ ] Integrate the design with PYNQ
- [ ] Develop Python interface for hardware acceleration
- [ ] Test performance improvements

## Phase 5: User Interface
- [ ] Build CLI-based shell script for interaction
- [ ] Develop a web interface using Flask or Rust-based framework

## Phase 6: Optimization & Finalization
- [ ] Analyze FPGA resource usage and performance
- [ ] Optimize design for speed and efficiency
- [ ] Final testing and documentation

---

# References

1. **RFC 8439** - ChaCha20 and Poly1305 for IETF Protocols  
   - [https://tools.ietf.org/html/rfc8439](https://tools.ietf.org/html/rfc8439)  

2. **Daniel J. Bernstein's ChaCha20 Paper**  
   - [https://cr.yp.to/chacha/chacha-20080128.pdf](https://cr.yp.to/chacha/chacha-20080128.pdf)  

3. **ChaCha20 on Wikipedia**  
   - [https://en.wikipedia.org/wiki/Salsa20](https://en.wikipedia.org/wiki/Salsa20)  

4. **PYNQ Official Documentation**  
   - [http://www.pynq.io/documentation.html](http://www.pynq.io/documentation.html)  

5. **Xilinx Vivado Documentation**  
   - [https://www.xilinx.com/products/design-tools/vivado.html](https://www.xilinx.com/products/design-tools/vivado.html)  

