Analysis & Synthesis report for Artificial_Neuron
Thu May 02 17:01:56 2019
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Artificial_Neuron|P_S
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Generic_Memory:Mem_A|altsyncram:memory_rtl_0|altsyncram_utg1:auto_generated
 15. Parameter Settings for User Entity Instance: Generic_Sync_Counter:Counter
 16. Parameter Settings for User Entity Instance: Generic_Memory:Mem_A
 17. Parameter Settings for User Entity Instance: Generic_Register:Reg_A
 18. Parameter Settings for User Entity Instance: Generic_Register:Reg_B
 19. Parameter Settings for User Entity Instance: Generic_Register:Reg_C
 20. Parameter Settings for User Entity Instance: Generic_Mux_4to1:Mux_Add_2
 21. Parameter Settings for User Entity Instance: Generic_Add_Sub:Add_Sub_Y
 22. Parameter Settings for User Entity Instance: Generic_Register:Reg_Y
 23. Parameter Settings for User Entity Instance: Generic_Mux_2to1:Mux_Data
 24. Parameter Settings for User Entity Instance: Generic_Memory:Mem_B
 25. Parameter Settings for User Entity Instance: Generic_Register:Reg_Out
 26. Parameter Settings for User Entity Instance: Generic_Add_Sub:Add_1
 27. Parameter Settings for Inferred Entity Instance: Generic_Memory:Mem_A|altsyncram:memory_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "Generic_Add_Sub:Add_1"
 30. Port Connectivity Checks: "Generic_Register:Reg_Out"
 31. Port Connectivity Checks: "Generic_Memory:Mem_B"
 32. Port Connectivity Checks: "Generic_Register:Reg_Y"
 33. Port Connectivity Checks: "Generic_Add_Sub:Add_Sub_Y"
 34. Port Connectivity Checks: "Generic_Mux_4to1:Mux_Add_2"
 35. Port Connectivity Checks: "Generic_Register:Reg_C"
 36. Port Connectivity Checks: "Generic_Register:Reg_B"
 37. Port Connectivity Checks: "Generic_Register:Reg_A"
 38. Port Connectivity Checks: "Generic_Memory:Mem_A"
 39. Port Connectivity Checks: "Generic_Sync_Counter:Counter"
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 02 17:01:56 2019         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; Artificial_Neuron                             ;
; Top-level Entity Name              ; Artificial_Neuron                             ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 167                                           ;
;     Total combinational functions  ; 142                                           ;
;     Dedicated logic registers      ; 97                                            ;
; Total registers                    ; 97                                            ;
; Total pins                         ; 23                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 8,192                                         ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Artificial_Neuron  ; Artificial_Neuron  ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+
; Generic_Mux_4to1.vhd             ; yes             ; User VHDL File               ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Mux_4to1.vhd     ;
; T_Flip_Flop.vhd                  ; yes             ; User VHDL File               ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/T_Flip_Flop.vhd          ;
; Generic_Sync_Counter.vhd         ; yes             ; User VHDL File               ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Sync_Counter.vhd ;
; Generic_Register.vhd             ; yes             ; User VHDL File               ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Register.vhd     ;
; Generic_Mux_2to1.vhd             ; yes             ; User VHDL File               ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Mux_2to1.vhd     ;
; Generic_Memory.vhd               ; yes             ; User VHDL File               ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Memory.vhd       ;
; Generic_Add_Sub.vhd              ; yes             ; User VHDL File               ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Add_Sub.vhd      ;
; Full_Adder.vhd                   ; yes             ; User VHDL File               ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Full_Adder.vhd           ;
; Artificial_Neuron.vhd            ; yes             ; User VHDL File               ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd    ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                  ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                     ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                  ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc                  ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.inc                      ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altram.inc                      ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.inc                    ;
; db/altsyncram_utg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/db/altsyncram_utg1.tdf   ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 167   ;
;                                             ;       ;
; Total combinational functions               ; 142   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 73    ;
;     -- 3 input functions                    ; 34    ;
;     -- <=2 input functions                  ; 35    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 142   ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 97    ;
;     -- Dedicated logic registers            ; 97    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 23    ;
; Total memory bits                           ; 8192  ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 105   ;
; Total fan-out                               ; 931   ;
; Average fan-out                             ; 3.45  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; |Artificial_Neuron                                                              ; 142 (20)          ; 97 (14)      ; 8192        ; 0            ; 0       ; 0         ; 23   ; 0            ; |Artificial_Neuron                                                                                                  ;              ;
;    |Generic_Add_Sub:Add_1|                                                      ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1                                                                            ;              ;
;       |Full_Adder:\RC_Adder_Generation:10:Other_Adders_Generation:Other_Adders| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:10:Other_Adders_Generation:Other_Adders    ;              ;
;       |Full_Adder:\RC_Adder_Generation:1:Other_Adders_Generation:Other_Adders|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:1:Other_Adders_Generation:Other_Adders     ;              ;
;       |Full_Adder:\RC_Adder_Generation:2:Other_Adders_Generation:Other_Adders|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:2:Other_Adders_Generation:Other_Adders     ;              ;
;       |Full_Adder:\RC_Adder_Generation:3:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:3:Other_Adders_Generation:Other_Adders     ;              ;
;       |Full_Adder:\RC_Adder_Generation:4:Other_Adders_Generation:Other_Adders|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:4:Other_Adders_Generation:Other_Adders     ;              ;
;       |Full_Adder:\RC_Adder_Generation:5:Other_Adders_Generation:Other_Adders|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:5:Other_Adders_Generation:Other_Adders     ;              ;
;       |Full_Adder:\RC_Adder_Generation:6:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:6:Other_Adders_Generation:Other_Adders     ;              ;
;       |Full_Adder:\RC_Adder_Generation:7:Other_Adders_Generation:Other_Adders|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:7:Other_Adders_Generation:Other_Adders     ;              ;
;       |Full_Adder:\RC_Adder_Generation:8:Other_Adders_Generation:Other_Adders|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:8:Other_Adders_Generation:Other_Adders     ;              ;
;       |Full_Adder:\RC_Adder_Generation:9:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_1|Full_Adder:\RC_Adder_Generation:9:Other_Adders_Generation:Other_Adders     ;              ;
;    |Generic_Add_Sub:Add_Sub_Y|                                                  ; 22 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y                                                                        ;              ;
;       |Full_Adder:\RC_Adder_Generation:0:First_One_Generation:FirstAdder|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:0:First_One_Generation:FirstAdder      ;              ;
;       |Full_Adder:\RC_Adder_Generation:1:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:1:Other_Adders_Generation:Other_Adders ;              ;
;       |Full_Adder:\RC_Adder_Generation:2:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:2:Other_Adders_Generation:Other_Adders ;              ;
;       |Full_Adder:\RC_Adder_Generation:3:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:3:Other_Adders_Generation:Other_Adders ;              ;
;       |Full_Adder:\RC_Adder_Generation:4:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:4:Other_Adders_Generation:Other_Adders ;              ;
;       |Full_Adder:\RC_Adder_Generation:5:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:5:Other_Adders_Generation:Other_Adders ;              ;
;       |Full_Adder:\RC_Adder_Generation:6:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:6:Other_Adders_Generation:Other_Adders ;              ;
;       |Full_Adder:\RC_Adder_Generation:7:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:7:Other_Adders_Generation:Other_Adders ;              ;
;       |Full_Adder:\RC_Adder_Generation:8:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:8:Other_Adders_Generation:Other_Adders ;              ;
;       |Full_Adder:\RC_Adder_Generation:9:Other_Adders_Generation:Other_Adders|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:9:Other_Adders_Generation:Other_Adders ;              ;
;    |Generic_Memory:Mem_A|                                                       ; 15 (15)           ; 27 (27)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Memory:Mem_A                                                                             ;              ;
;       |altsyncram:memory_rtl_0|                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Memory:Mem_A|altsyncram:memory_rtl_0                                                     ;              ;
;          |altsyncram_utg1:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Memory:Mem_A|altsyncram:memory_rtl_0|altsyncram_utg1:auto_generated                      ;              ;
;    |Generic_Mux_4to1:Mux_Add_2|                                                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Mux_4to1:Mux_Add_2                                                                       ;              ;
;    |Generic_Register:Reg_A|                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Register:Reg_A                                                                           ;              ;
;    |Generic_Register:Reg_B|                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Register:Reg_B                                                                           ;              ;
;    |Generic_Register:Reg_C|                                                     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Register:Reg_C                                                                           ;              ;
;    |Generic_Register:Reg_Out|                                                   ; 2 (2)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Register:Reg_Out                                                                         ;              ;
;    |Generic_Register:Reg_Y|                                                     ; 14 (14)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Register:Reg_Y                                                                           ;              ;
;    |Generic_Sync_Counter:Counter|                                               ; 15 (3)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter                                                                     ;              ;
;       |T_Flip_Flop:\Counter_Generation:0:First_FF_Generation:First_FF|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:0:First_FF_Generation:First_FF      ;              ;
;       |T_Flip_Flop:\Counter_Generation:1:Other_FF_Generation:Other_FF|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:1:Other_FF_Generation:Other_FF      ;              ;
;       |T_Flip_Flop:\Counter_Generation:2:Other_FF_Generation:Other_FF|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:2:Other_FF_Generation:Other_FF      ;              ;
;       |T_Flip_Flop:\Counter_Generation:3:Other_FF_Generation:Other_FF|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:3:Other_FF_Generation:Other_FF      ;              ;
;       |T_Flip_Flop:\Counter_Generation:4:Other_FF_Generation:Other_FF|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:4:Other_FF_Generation:Other_FF      ;              ;
;       |T_Flip_Flop:\Counter_Generation:5:Other_FF_Generation:Other_FF|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:5:Other_FF_Generation:Other_FF      ;              ;
;       |T_Flip_Flop:\Counter_Generation:6:Other_FF_Generation:Other_FF|          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:6:Other_FF_Generation:Other_FF      ;              ;
;       |T_Flip_Flop:\Counter_Generation:7:Other_FF_Generation:Other_FF|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:7:Other_FF_Generation:Other_FF      ;              ;
;       |T_Flip_Flop:\Counter_Generation:8:Other_FF_Generation:Other_FF|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:8:Other_FF_Generation:Other_FF      ;              ;
;       |T_Flip_Flop:\Counter_Generation:9:Other_FF_Generation:Other_FF|          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Artificial_Neuron|Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:9:Other_FF_Generation:Other_FF      ;              ;
+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Generic_Memory:Mem_A|altsyncram:memory_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Artificial_Neuron|P_S                                                                                                                                                                                                  ;
+-----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------+----------------+----------------+----------------+----------------+------------+----------+----------+-----------+
; Name            ; P_S.DONE_STATE ; P_S.LD_MEM_B_10 ; P_S.LD_MEM_B_11 ; P_S.LD_MEM_B_01 ; P_S.LD_MEM_B_00 ; P_S.CHECK ; P_S.SUB_Y_NUM4 ; P_S.ADD_Y_NUM1 ; P_S.SUB_Y_NUM3 ; P_S.ADD_Y_NUM2 ; P_S.LD_REG ; P_S.RD_A ; P_S.WR_A ; P_S.RESET ;
+-----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------+----------------+----------------+----------------+----------------+------------+----------+----------+-----------+
; P_S.RESET       ; 0              ; 0               ; 0               ; 0               ; 0               ; 0         ; 0              ; 0              ; 0              ; 0              ; 0          ; 0        ; 0        ; 0         ;
; P_S.WR_A        ; 0              ; 0               ; 0               ; 0               ; 0               ; 0         ; 0              ; 0              ; 0              ; 0              ; 0          ; 0        ; 1        ; 1         ;
; P_S.RD_A        ; 0              ; 0               ; 0               ; 0               ; 0               ; 0         ; 0              ; 0              ; 0              ; 0              ; 0          ; 1        ; 0        ; 1         ;
; P_S.LD_REG      ; 0              ; 0               ; 0               ; 0               ; 0               ; 0         ; 0              ; 0              ; 0              ; 0              ; 1          ; 0        ; 0        ; 1         ;
; P_S.ADD_Y_NUM2  ; 0              ; 0               ; 0               ; 0               ; 0               ; 0         ; 0              ; 0              ; 0              ; 1              ; 0          ; 0        ; 0        ; 1         ;
; P_S.SUB_Y_NUM3  ; 0              ; 0               ; 0               ; 0               ; 0               ; 0         ; 0              ; 0              ; 1              ; 0              ; 0          ; 0        ; 0        ; 1         ;
; P_S.ADD_Y_NUM1  ; 0              ; 0               ; 0               ; 0               ; 0               ; 0         ; 0              ; 1              ; 0              ; 0              ; 0          ; 0        ; 0        ; 1         ;
; P_S.SUB_Y_NUM4  ; 0              ; 0               ; 0               ; 0               ; 0               ; 0         ; 1              ; 0              ; 0              ; 0              ; 0          ; 0        ; 0        ; 1         ;
; P_S.CHECK       ; 0              ; 0               ; 0               ; 0               ; 0               ; 1         ; 0              ; 0              ; 0              ; 0              ; 0          ; 0        ; 0        ; 1         ;
; P_S.LD_MEM_B_00 ; 0              ; 0               ; 0               ; 0               ; 1               ; 0         ; 0              ; 0              ; 0              ; 0              ; 0          ; 0        ; 0        ; 1         ;
; P_S.LD_MEM_B_01 ; 0              ; 0               ; 0               ; 1               ; 0               ; 0         ; 0              ; 0              ; 0              ; 0              ; 0          ; 0        ; 0        ; 1         ;
; P_S.LD_MEM_B_11 ; 0              ; 0               ; 1               ; 0               ; 0               ; 0         ; 0              ; 0              ; 0              ; 0              ; 0          ; 0        ; 0        ; 1         ;
; P_S.LD_MEM_B_10 ; 0              ; 1               ; 0               ; 0               ; 0               ; 0         ; 0              ; 0              ; 0              ; 0              ; 0          ; 0        ; 0        ; 1         ;
; P_S.DONE_STATE  ; 1              ; 0               ; 0               ; 0               ; 0               ; 0         ; 0              ; 0              ; 0              ; 0              ; 0          ; 0        ; 0        ; 1         ;
+-----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------+----------------+----------------+----------------+----------------+------------+----------+----------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                ; Reason for Removal                                                                                        ;
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Generic_Memory:Mem_A|memory_rtl_0_bypass[2]  ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:0:First_FF_Generation:First_FF|Q ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[4]  ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:1:Other_FF_Generation:Other_FF|Q ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[6]  ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:2:Other_FF_Generation:Other_FF|Q ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[8]  ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:3:Other_FF_Generation:Other_FF|Q ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[10] ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:4:Other_FF_Generation:Other_FF|Q ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[12] ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:5:Other_FF_Generation:Other_FF|Q ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[14] ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:6:Other_FF_Generation:Other_FF|Q ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[16] ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:7:Other_FF_Generation:Other_FF|Q ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[18] ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:8:Other_FF_Generation:Other_FF|Q ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[20] ; Merged with Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:9:Other_FF_Generation:Other_FF|Q ;
; Total Number of Removed Registers = 10       ;                                                                                                           ;
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 97    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 14    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                       ;
+----------------------------------------------+-----------------------------------+
; Register Name                                ; RAM Name                          ;
+----------------------------------------------+-----------------------------------+
; Generic_Memory:Mem_A|memory_rtl_0_bypass[0]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[1]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[2]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[3]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[4]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[5]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[6]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[7]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[8]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[9]  ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[10] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[11] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[12] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[13] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[14] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[15] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[16] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[17] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[18] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[19] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[20] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[21] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[22] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[23] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[24] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[25] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[26] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[27] ; Generic_Memory:Mem_A|memory_rtl_0 ;
; Generic_Memory:Mem_A|memory_rtl_0_bypass[28] ; Generic_Memory:Mem_A|memory_rtl_0 ;
+----------------------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |Artificial_Neuron|Generic_Register:Reg_C|Q[7]          ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |Artificial_Neuron|Generic_Register:Reg_Out|Q[4]        ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |Artificial_Neuron|Generic_Register:Reg_Y|Q[3]          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Artificial_Neuron|Generic_Mux_4to1:Mux_Add_2|output[1] ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |Artificial_Neuron|Generic_Mux_4to1:Mux_Add_2|output[7] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Generic_Memory:Mem_A|altsyncram:memory_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Sync_Counter:Counter ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 10    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Memory:Mem_A ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; nbit_address   ; 10    ; Signed Integer                           ;
; nbit_1_word    ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Register:Reg_A ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Register:Reg_B ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Register:Reg_C ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Mux_4to1:Mux_Add_2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 11    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Add_Sub:Add_Sub_Y ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 11    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Register:Reg_Y ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 11    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Mux_2to1:Mux_Data ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Memory:Mem_B ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; nbit_address   ; 10    ; Signed Integer                           ;
; nbit_1_word    ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Register:Reg_Out ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 11    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Generic_Add_Sub:Add_1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 11    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Generic_Memory:Mem_A|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; Generic_Memory:Mem_A|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 1024                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 1024                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Generic_Add_Sub:Add_1"                                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; add_2[10..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; add_2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sub          ; Input  ; Info     ; Stuck at GND                                                                        ;
; overflow     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Generic_Register:Reg_Out" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC            ;
+---------+-------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Generic_Memory:Mem_B"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cs       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Generic_Register:Reg_Y" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; reset_n ; Input ; Info     ; Stuck at VCC          ;
+---------+-------+----------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Generic_Add_Sub:Add_Sub_Y"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Generic_Mux_4to1:Mux_Add_2" ;
+---------------+-------+----------+---------------------+
; Port          ; Type  ; Severity ; Details             ;
+---------------+-------+----------+---------------------+
; input_2[1..0] ; Input ; Info     ; Stuck at GND        ;
+---------------+-------+----------+---------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Generic_Register:Reg_C" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; reset_n ; Input ; Info     ; Stuck at VCC          ;
+---------+-------+----------+-----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Generic_Register:Reg_B" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; reset_n ; Input ; Info     ; Stuck at VCC          ;
+---------+-------+----------+-----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Generic_Register:Reg_A" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; reset_n ; Input ; Info     ; Stuck at VCC          ;
+---------+-------+----------+-----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Generic_Memory:Mem_A" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; cs   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Generic_Sync_Counter:Counter" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 02 17:01:53 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Artificial_Neuron -c Artificial_Neuron
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file generic_mux_4to1.vhd
    Info: Found design unit 1: Generic_Mux_4to1-Behavior
    Info: Found entity 1: Generic_Mux_4to1
Info: Found 2 design units, including 1 entities, in source file t_flip_flop.vhd
    Info: Found design unit 1: T_Flip_Flop-Behavior
    Info: Found entity 1: T_Flip_Flop
Info: Found 2 design units, including 1 entities, in source file generic_sync_counter.vhd
    Info: Found design unit 1: Generic_Sync_Counter-Behavior
    Info: Found entity 1: Generic_Sync_Counter
Info: Found 2 design units, including 1 entities, in source file generic_register.vhd
    Info: Found design unit 1: Generic_Register-Behavior
    Info: Found entity 1: Generic_Register
Info: Found 2 design units, including 1 entities, in source file generic_mux_2to1.vhd
    Info: Found design unit 1: Generic_Mux_2to1-Behavior
    Info: Found entity 1: Generic_Mux_2to1
Info: Found 2 design units, including 1 entities, in source file generic_memory.vhd
    Info: Found design unit 1: Generic_Memory-Behavior
    Info: Found entity 1: Generic_Memory
Info: Found 2 design units, including 1 entities, in source file generic_add_sub.vhd
    Info: Found design unit 1: Generic_Add_Sub-Behavior
    Info: Found entity 1: Generic_Add_Sub
Info: Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info: Found design unit 1: Full_Adder-Behavior
    Info: Found entity 1: Full_Adder
Info: Found 2 design units, including 1 entities, in source file artificial_neuron.vhd
    Info: Found design unit 1: Artificial_Neuron-Behavior
    Info: Found entity 1: Artificial_Neuron
Info: Elaborating entity "Artificial_Neuron" for the top level hierarchy
Info: Elaborating entity "Generic_Sync_Counter" for hierarchy "Generic_Sync_Counter:Counter"
Info: Elaborating entity "T_Flip_Flop" for hierarchy "Generic_Sync_Counter:Counter|T_Flip_Flop:\Counter_Generation:0:First_FF_Generation:First_FF"
Info: Elaborating entity "Generic_Memory" for hierarchy "Generic_Memory:Mem_A"
Info: Elaborating entity "Generic_Register" for hierarchy "Generic_Register:Reg_A"
Info: Elaborating entity "Generic_Mux_4to1" for hierarchy "Generic_Mux_4to1:Mux_Add_2"
Info: Elaborating entity "Generic_Add_Sub" for hierarchy "Generic_Add_Sub:Add_Sub_Y"
Info: Elaborating entity "Full_Adder" for hierarchy "Generic_Add_Sub:Add_Sub_Y|Full_Adder:\RC_Adder_Generation:0:First_One_Generation:FirstAdder"
Info: Elaborating entity "Generic_Register" for hierarchy "Generic_Register:Reg_Y"
Info: Elaborating entity "Generic_Mux_2to1" for hierarchy "Generic_Mux_2to1:Mux_Data"
Warning: Inferred RAM node "Generic_Memory:Mem_A|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "Generic_Memory:Mem_A|memory_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 1024
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 10
        Info: Parameter NUMWORDS_B set to 1024
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborated megafunction instantiation "Generic_Memory:Mem_A|altsyncram:memory_rtl_0"
Info: Instantiated megafunction "Generic_Memory:Mem_A|altsyncram:memory_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "10"
    Info: Parameter "NUMWORDS_B" = "1024"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf
    Info: Found entity 1: altsyncram_utg1
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 208 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 12 output pins
    Info: Implemented 177 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 337 megabytes
    Info: Processing ended: Thu May 02 17:01:56 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


