
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001385                       # Number of seconds simulated
sim_ticks                                  1385160000                       # Number of ticks simulated
final_tick                                 1385160000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63542                       # Simulator instruction rate (inst/s)
host_op_rate                                   103625                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29407389                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670488                       # Number of bytes of host memory used
host_seconds                                    47.10                       # Real time elapsed on the host
sim_insts                                     2992979                       # Number of instructions simulated
sim_ops                                       4881007                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3332                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          38349360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         115602530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             153951890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     38349360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38349360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         38349360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        115602530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            153951890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6840                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3332                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1385081500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.120521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.975903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.833526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          113     18.40%     18.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          128     20.85%     39.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          211     34.36%     73.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      6.19%     79.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      2.93%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      3.42%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.47%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.65%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           72     11.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          614                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 38349360.362701781094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 115602529.671662479639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26410500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     87681750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31819.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35044.66                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     51617250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               114092250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16660000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15491.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34241.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       153.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    153.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2708                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     415690.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2570400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1351020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14537040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39767190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3700800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       411575340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        61005120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         59418660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              684892290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            494.449948                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1288233000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5545500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      38480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    226870500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    158878250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      52765500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    902620250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1884960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   979110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9253440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             22881510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1514880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       184861830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        34006080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        203660400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              502067010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            362.461384                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1331025750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1835500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    837079000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     88563000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34056500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    405426000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1377879                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1377879                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            115893                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               772038                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19228                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3366                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          772038                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             407739                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           364299                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        43257                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      562636                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      395611                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           474                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            85                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      351099                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2770321                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             428497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7839556                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1377879                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             426967                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2166665                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  231990                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        161                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           334                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    351058                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 18999                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2711711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.598264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.633115                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   870558     32.10%     32.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   111535      4.11%     36.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35482      1.31%     37.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78325      2.89%     40.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   113228      4.18%     44.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    55076      2.03%     46.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96148      3.55%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64364      2.37%     52.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1286995     47.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2711711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.497372                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.829837                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   421011                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                670205                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1346674                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                157826                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 115995                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11282627                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 115995                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   519549                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  605403                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2829                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1362104                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                105831                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10593999                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2655                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8878                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    380                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  48128                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13428938                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25238582                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15469957                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             59296                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107197                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7321741                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    422005                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               703867                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              571496                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             84778                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            55942                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9191360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  71                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7707528                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            242023                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4310423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5325282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             44                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2711711                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.842312                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.880811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1185675     43.72%     43.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               71715      2.64%     46.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              119538      4.41%     50.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              144520      5.33%     56.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              247985      9.14%     65.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              137357      5.07%     70.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              484221     17.86%     88.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              186474      6.88%     95.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134226      4.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2711711                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  473197     99.73%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    647      0.14%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   432      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               141      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               45      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48840      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6635249     86.09%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1154      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 223      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  403      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  838      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  988      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 612      0.01%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                234      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               541541      7.03%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              390271      5.06%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45319      0.59%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41826      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7707528                       # Type of FU issued
system.cpu.iq.rate                           2.782179                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      474496                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061563                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18661908                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13392005                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7348499                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181378                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109958                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87209                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8042440                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90744                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            29352                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       284477                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       262959                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 115995                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  546209                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6389                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9191431                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6366                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                703867                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               571496                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 54                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    657                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5486                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            114                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          45384                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        85681                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               131065                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7521983                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                562608                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            185545                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       958215                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   776257                       # Number of branches executed
system.cpu.iew.exec_stores                     395607                       # Number of stores executed
system.cpu.iew.exec_rate                     2.715203                       # Inst execution rate
system.cpu.iew.wb_sent                        7486694                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7435708                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5421707                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7953592                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.684060                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681668                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4310500                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115910                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2101340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.322807                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.936198                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       950804     45.25%     45.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       256387     12.20%     57.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       181939      8.66%     66.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       147882      7.04%     73.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85070      4.05%     77.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        56448      2.69%     79.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62571      2.98%     82.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62762      2.99%     85.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297477     14.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2101340                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992979                       # Number of instructions committed
system.cpu.commit.committedOps                4881007                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727927                       # Number of memory references committed
system.cpu.commit.loads                        419390                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542904                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862764                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8777                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16511      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133516     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377768      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267241      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881007                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297477                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     10995370                       # The number of ROB reads
system.cpu.rob.rob_writes                    19001162                       # The number of ROB writes
system.cpu.timesIdled                             521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992979                       # Number of Instructions Simulated
system.cpu.committedOps                       4881007                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.925607                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.925607                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.080373                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.080373                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10229528                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6225026                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48484                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46163                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3554690                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3230483                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2650672                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           923.355535                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              835453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            263.882817                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   923.355535                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.901714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.901714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          977                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.954102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1685558                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1685558                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       525015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          525015                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307272                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       832287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           832287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       832287                       # number of overall hits
system.cpu.dcache.overall_hits::total          832287                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7644                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1265                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1265                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         8909                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8909                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8909                       # number of overall misses
system.cpu.dcache.overall_misses::total          8909                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    446729000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    446729000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     82041500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     82041500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    528770500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    528770500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    528770500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    528770500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       532659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       532659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       841196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       841196                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       841196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       841196                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014351                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004100                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010591                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58441.784406                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58441.784406                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64854.940711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64854.940711                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59352.396453                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59352.396453                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59352.396453                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59352.396453                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12149                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               218                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.729358                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1131                       # number of writebacks
system.cpu.dcache.writebacks::total              1131                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5732                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5732                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5743                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5743                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1912                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1912                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1254                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1254                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3166                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    133439000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133439000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     80454500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     80454500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    213893500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    213893500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    213893500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    213893500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003764                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003764                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003764                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003764                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69790.271967                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69790.271967                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64158.293461                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64158.293461                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67559.538850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67559.538850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67559.538850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67559.538850                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1376                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           689.495859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              350744                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               842                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            416.560570                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   689.495859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.673336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.673336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          734                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            702958                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           702958                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       349902                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          349902                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       349902                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           349902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       349902                       # number of overall hits
system.cpu.icache.overall_hits::total          349902                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1156                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1156                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1156                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1156                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1156                       # number of overall misses
system.cpu.icache.overall_misses::total          1156                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     84018499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84018499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     84018499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84018499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     84018499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84018499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       351058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       351058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       351058                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       351058                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       351058                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       351058                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003293                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003293                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003293                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003293                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003293                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003293                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72680.362457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72680.362457                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72680.362457                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72680.362457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72680.362457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72680.362457                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          108                       # number of writebacks
system.cpu.icache.writebacks::total               108                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          314                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          314                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          314                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          314                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          314                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          314                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          842                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          842                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          842                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          842                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          842                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          842                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65756999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65756999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65756999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65756999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65756999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65756999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002398                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78096.198337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78096.198337                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78096.198337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78096.198337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78096.198337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78096.198337                       # average overall mshr miss latency
system.cpu.icache.replacements                    108                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2690.486235                       # Cycle average of tags in use
system.l2.tags.total_refs                        6299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.890456                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       756.737540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1933.748694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082107                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2508                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101685                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     53724                       # Number of tag accesses
system.l2.tags.data_accesses                    53724                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1131                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1131                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              107                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   329                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               335                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  664                       # number of demand (read+write) hits
system.l2.demand_hits::total                      676                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                 664                       # number of overall hits
system.l2.overall_hits::total                     676                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 926                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              830                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1576                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2502                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               830                       # number of overall misses
system.l2.overall_misses::.cpu.data              2502                       # number of overall misses
system.l2.overall_misses::total                  3332                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     75077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75077000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64357000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64357000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    126964000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    126964000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     64357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    202041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        266398000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64357000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    202041000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       266398000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          107                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         1911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3166                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4008                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3166                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4008                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.737849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.737849                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985748                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.824699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.824699                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.790272                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.831337                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.790272                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.831337                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81076.673866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81076.673866                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77538.554217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77538.554217                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80560.913706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80560.913706                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 77538.554217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80751.798561                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79951.380552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77538.554217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80751.798561                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79951.380552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            926                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1576                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3332                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     65817000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     65817000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    111204000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    111204000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     56057000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    177021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233078000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56057000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    177021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233078000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.737849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.737849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.824699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.824699                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.790272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.831337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.790272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.831337                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71076.673866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71076.673866                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67538.554217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67538.554217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70560.913706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70560.913706                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67538.554217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70751.798561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69951.380552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67538.554217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70751.798561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69951.380552                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2406                       # Transaction distribution
system.membus.trans_dist::ReadExReq               926                       # Transaction distribution
system.membus.trans_dist::ReadExResp              926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3332                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3332    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3332                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1666000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9029750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         6305                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1385160000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          108                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1058                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1255                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1911                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 335808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4008                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001497                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038667                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4002     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4008                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4391500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1263000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4749000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
