m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/college/CMP Third Year/First Term/Computer Architecture/Labs/Lab 1/Requirement/requirement 1
vcarrySaveAdder
Z0 !s110 1667166491
!i10b 1
!s100 7BY3B_SbQLZTH<0ZWfgll3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IVX2`Dk9j[CTEEHB:bM9^Q1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dE:/GitHub/projects/Adders-Verilog/project
w1667166207
8E:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v
FE:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v
!i122 282
L0 3 27
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1667166490.000000
!s107 FullAdder.v|full_adder.v|ripple_adder.v|E:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
ncarry@save@adder
vcarrySelectAdder
!s110 1667166490
!i10b 1
!s100 NKaM;Q63KhMDN:c5n2:=e0
R1
I1jh>[?]EanFghRj8XGlnN2
R2
R3
w1667166246
8E:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v
FE:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v
!i122 281
L0 2 17
R4
r1
!s85 0
31
R5
!s107 full_adder.v|ripple_adder_with_carry.v|mux4x1.v|mux2x1.v|carry_select_adder_4bit.v|E:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v|
!i113 1
R6
R7
ncarry@select@adder
vcarrySelectAdder4bit
Z8 !s110 1667166495
!i10b 1
!s100 ;<DUW8WOD<N7fFbFQkc4R2
R1
IWj4oYSe7azPJOc:eFe[ID0
R2
R3
w1667084213
8E:/GitHub/projects/Adders-Verilog/project/carry_select_adder_4bit.v
FE:/GitHub/projects/Adders-Verilog/project/carry_select_adder_4bit.v
!i122 295
L0 4 16
R4
r1
!s85 0
31
Z9 !s108 1667166495.000000
Z10 !s107 full_adder.v|ripple_adder_with_carry.v|mux4x1.v|mux2x1.v|E:/GitHub/projects/Adders-Verilog/project/carry_select_adder_4bit.v|
Z11 !s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/carry_select_adder_4bit.v|
!i113 1
R6
R7
ncarry@select@adder4bit
vcbya32bit
Z12 !s110 1667166493
!i10b 1
!s100 [GPGF2@ME`AaYWGz66Ima0
R1
Iaj>XLILA61J9P<5lHn`E53
R2
R3
w1666978304
8E:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v
FE:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v
!i122 288
L0 2 10
R4
r1
!s85 0
31
Z13 !s108 1667166492.000000
!s107 E:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v|
!i113 1
R6
R7
vcbya8bit
Z14 !s110 1667166492
!i10b 1
!s100 84Ugi:[@N<O0E=V:@VYBT1
R1
ISETGnQHLCaZJfj89eKLCP3
R2
R3
w1666976914
8E:/GitHub/projects/Adders-Verilog/project/CByA8Block.v
FE:/GitHub/projects/Adders-Verilog/project/CByA8Block.v
!i122 287
L0 2 15
R4
r1
!s85 0
31
R13
!s107 E:/GitHub/projects/Adders-Verilog/project/CByA8Block.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CByA8Block.v|
!i113 1
R6
R7
vcla32bit
Z15 !s110 1667166494
!i10b 1
!s100 3`5@@I`B[U:g_eTB9=d_51
R1
I^l<3kB1=>T^Ni<d45PASZ3
R2
R3
w1666979628
8E:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v
FE:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v
!i122 291
L0 1 10
R4
r1
!s85 0
31
Z16 !s108 1667166493.000000
!s107 E:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v|
!i113 1
R6
R7
vcla4bit
R12
!i10b 1
!s100 ojS^Vm[UmMgJk4CiGY^2n1
R1
I6617Z>ZB>VQR1JK@X<O273
R2
R3
w1666978904
8E:/GitHub/projects/Adders-Verilog/project/CLA4Block.v
FE:/GitHub/projects/Adders-Verilog/project/CLA4Block.v
!i122 290
L0 1 16
R4
r1
!s85 0
31
R16
!s107 E:/GitHub/projects/Adders-Verilog/project/CLA4Block.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CLA4Block.v|
!i113 1
R6
R7
vCLAAndCByAAdder_tb
R12
!i10b 1
!s100 hYz_a0`KGI7R4JH16_o3D3
R1
I0o?HQW4f^mMEWY_Uc:8J73
R2
R3
w1666980548
8E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v
FE:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v
!i122 289
L0 1 76
R4
r1
!s85 0
31
R16
!s107 E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v|
!i113 1
R6
R7
n@c@l@a@and@c@by@a@adder_tb
vCLAAndCByAAdderAndRippleAdderAdnPlusVersion_tb
!s110 1667166605
!i10b 1
!s100 7e]mM?KIaabkR4EV6A:0Z3
R1
I3e5E;a1C=:=3Ffm6PhJI32
R2
R3
w1667166601
8E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v
FE:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v
!i122 297
L0 2 85
R4
r1
!s85 0
31
!s108 1667166605.000000
!s107 E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v|
!i113 1
R6
R7
n@c@l@a@and@c@by@a@adder@and@ripple@adder@adn@plus@version_tb
vfull_adder
R8
!i10b 1
!s100 Nf`>a7ik=njTlYH=VYkc:1
R1
I@SMXX7dJVEAlSji5Cd1od1
R2
R3
Z17 w1667072629
8full_adder.v
Ffull_adder.v
!i122 295
L0 1 12
R4
r1
!s85 0
31
R9
R10
R11
!i113 1
R6
R7
vFullAdder
R15
!i10b 1
!s100 YRQ;Hd=?4Zd[^o;2OZ[L23
R1
I8VZJW9eK_IGV6Xl`M0dGO1
R2
R3
w1666973934
8E:/GitHub/projects/Adders-Verilog/project/FullAdder.v
FE:/GitHub/projects/Adders-Verilog/project/FullAdder.v
!i122 292
L0 2 6
R4
r1
!s85 0
31
!s108 1667166494.000000
!s107 E:/GitHub/projects/Adders-Verilog/project/FullAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/FullAdder.v|
!i113 1
R6
R7
n@full@adder
vmux2x1
!s110 1667166496
!i10b 1
!s100 EKaR8H8_CGd;NEQg1dkN>0
R1
I06nm]iWaV7O7g^YM8b34c1
R2
R3
w1667082642
8E:/GitHub/projects/Adders-Verilog/project/mux2x1.v
FE:/GitHub/projects/Adders-Verilog/project/mux2x1.v
!i122 296
Z18 L0 2 5
R4
r1
!s85 0
31
R9
!s107 E:/GitHub/projects/Adders-Verilog/project/mux2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/mux2x1.v|
!i113 1
R6
R7
vmux4x1
R8
!i10b 1
!s100 cjL[JB?a>o:H:?mjZVzRC0
R1
IMRa2SdlWcZaXSGZi[RM0m2
R2
R3
w1667080637
8mux4x1.v
Fmux4x1.v
!i122 295
R18
R4
r1
!s85 0
31
R9
R10
R11
!i113 1
R6
R7
vPlusVersion
R0
!i10b 1
!s100 2>iMZ?]PlbCUcNN2mPbee0
R1
I=_671Ma7X8nFkhaEk5VW>3
R2
R3
R17
8E:/GitHub/projects/Adders-Verilog/project/PlusVersion.v
FE:/GitHub/projects/Adders-Verilog/project/PlusVersion.v
!i122 284
L0 2 13
R4
r1
!s85 0
31
Z19 !s108 1667166491.000000
!s107 E:/GitHub/projects/Adders-Verilog/project/PlusVersion.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/PlusVersion.v|
!i113 1
R6
R7
n@plus@version
vripple_adder
R14
!i10b 1
!s100 >APi756k>Ra<Uga_PAS<X1
R1
I:?N4D6^4G3BLMekS]78MR3
R2
R3
R17
8E:/GitHub/projects/Adders-Verilog/project/ripple_adder.v
FE:/GitHub/projects/Adders-Verilog/project/ripple_adder.v
!i122 285
L0 3 31
R4
r1
!s85 0
31
R19
!s107 full_adder.v|E:/GitHub/projects/Adders-Verilog/project/ripple_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/GitHub/projects/Adders-Verilog/project/ripple_adder.v|
!i113 1
R6
R7
vripple_adder_with_carry
R8
!i10b 1
!s100 oI_AkOFKQUa[fB4>_UdQJ3
R1
Il=WiaWc_4JW2koO?H4KOR2
R2
R3
w1667084118
8ripple_adder_with_carry.v
Fripple_adder_with_carry.v
!i122 295
L0 3 33
R4
r1
!s85 0
31
R9
R10
R11
!i113 1
R6
R7
