###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Dec  1 13:55:57 2015
#  Design:            spc2
#  Command:           timeDesign -postCTS -expandedViews
###############################################################
Path 1: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.937
- Setup                         0.395
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.442
- Arrival Time                  0.426
= Slack Time                  127.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.016 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  127.019 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1 | 0.423 |   0.426 |  127.442 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX3 | 0.000 |   0.426 |  127.442 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.016 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.013 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.921 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.937 |    0.921 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.937
- Setup                         0.394
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.443
- Arrival Time                  0.424
= Slack Time                  127.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.019 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  127.022 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1 | 0.421 |   0.424 |  127.443 | 
     | FS_reg/D      |   ^   | out[1] | DFCX3 | 0.000 |   0.424 |  127.443 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.019 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.016 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.918 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.937 |    0.918 | 
     +-----------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.937
- Setup                         0.395
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.442
- Arrival Time                  0.423
= Slack Time                  127.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.019 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  127.021 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1 | 0.422 |   0.423 |  127.442 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX3 | 0.000 |   0.423 |  127.442 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -2.019 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.017 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.917 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.937 |    0.918 | 
     +-------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.938
- Setup                         0.394
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.443
- Arrival Time                  0.423
= Slack Time                  127.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.021 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  127.023 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1 | 0.420 |   0.422 |  127.443 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX3 | 0.000 |   0.423 |  127.443 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.021 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.018 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.916 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.938 |    0.917 | 
     +--------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.938
- Setup                         0.394
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.444
- Arrival Time                  0.422
= Slack Time                  127.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.022 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  127.024 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1 | 0.420 |   0.422 |  127.443 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX3 | 0.000 |   0.422 |  127.444 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -2.022 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.019 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.915 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.938 |    0.916 | 
     +-------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.937
- Setup                         0.393
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.444
- Arrival Time                  0.416
= Slack Time                  127.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.028 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  127.031 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1 | 0.414 |   0.416 |  127.444 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX3 | 0.000 |   0.416 |  127.444 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.028 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.025 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.909 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.000 | 127.937 |    0.909 | 
     +--------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.938
- Setup                         0.393
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.445
- Arrival Time                  0.416
= Slack Time                  127.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.029 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.003 |  127.031 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1 | 0.414 |   0.416 |  127.445 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX3 | 0.000 |   0.416 |  127.445 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.029 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.026 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.908 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.938 |    0.909 | 
     +-----------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.938
- Setup                         0.392
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.446
- Arrival Time                  0.411
= Slack Time                  127.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.034 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  127.036 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1 | 0.410 |   0.411 |  127.446 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX3 | 0.000 |   0.411 |  127.446 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.034 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.032 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.902 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.938 |    0.903 | 
     +--------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.937
- Setup                         0.391
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.446
- Arrival Time                  0.411
= Slack Time                  127.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.035 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  127.037 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1 | 0.409 |   0.411 |  127.446 | 
     | NS_reg/D      |   ^   | out[5] | DFCX3 | 0.000 |   0.411 |  127.446 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.035 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.032 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.902 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.937 |    0.903 | 
     +-----------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.937
- Setup                         0.392
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.446
- Arrival Time                  0.411
= Slack Time                  127.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.035 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1 | 0.001 |   0.001 |  127.036 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1 | 0.410 |   0.411 |  127.445 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX3 | 0.000 |   0.411 |  127.446 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -2.035 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.032 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.902 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.937 |    0.902 | 
     +-------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.938
- Setup                         0.391
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.446
- Arrival Time                  0.411
= Slack Time                  127.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.035 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  127.037 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1 | 0.409 |   0.411 |  127.446 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX3 | 0.000 |   0.411 |  127.446 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.035 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.032 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.902 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.938 |    0.903 | 
     +--------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.938
- Setup                         0.391
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.446
- Arrival Time                  0.411
= Slack Time                  127.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.035 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  127.038 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1 | 0.409 |   0.411 |  127.446 | 
     | CE_reg/D      |   ^   | out[6] | DFCX3 | 0.000 |   0.411 |  127.446 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.035 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.033 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.901 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.938 |    0.902 | 
     +-----------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.938
- Setup                         0.390
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.448
- Arrival Time                  0.406
= Slack Time                  127.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.041 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  127.044 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1 | 0.404 |   0.406 |  127.448 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX3 | 0.000 |   0.406 |  127.448 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.041 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.039 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.895 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.938 |    0.896 | 
     +--------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.937
- Setup                         0.390
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.447
- Arrival Time                  0.405
= Slack Time                  127.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.042 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  127.045 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1 | 0.403 |   0.405 |  127.447 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX3 | 0.000 |   0.405 |  127.447 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.042 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.039 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.895 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.000 | 127.937 |    0.895 | 
     +--------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.937
- Setup                         0.387
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.450
- Arrival Time                  0.395
= Slack Time                  127.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.056 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  127.057 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1 | 0.393 |   0.395 |  127.450 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX3 | 0.000 |   0.395 |  127.450 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -2.056 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.053 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.881 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.937 |    0.882 | 
     +-------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.937
- Setup                         0.385
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.452
- Arrival Time                  0.390
= Slack Time                  127.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.062 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  127.065 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1 | 0.387 |   0.390 |  127.452 | 
     | RE_reg/D      |   ^   | out[0] | DFCX3 | 0.000 |   0.390 |  127.452 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.062 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.003 | 125.003 |   -2.059 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.934 | 127.937 |    0.875 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.937 |    0.875 | 
     +-----------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.001
- Setup                         0.222
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.679
- Arrival Time                  2.046
= Slack Time                  247.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |  -0.000 |  247.634 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.003 |   0.003 |  247.637 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.442 |   0.445 |  248.079 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.445 |  248.079 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.222 |   0.667 |  248.301 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.667 |  248.301 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.614 |   1.281 |  248.915 | 
     | g144/A          |   ^   | n_2      | INVXL  | 0.000 |   1.281 |  248.915 | 
     | g144/Q          |   v   | n_4      | INVXL  | 0.058 |   1.339 |  248.973 | 
     | g143/A          |   v   | n_4      | NOR2XL | 0.000 |   1.339 |  248.973 | 
     | g143/Q          |   ^   | n_5      | NOR2XL | 0.448 |   1.787 |  249.421 | 
     | g139/B          |   ^   | n_5      | XOR2X1 | 0.000 |   1.787 |  249.421 | 
     | g139/Q          |   ^   | n_7      | XOR2X1 | 0.259 |   2.045 |  249.679 | 
     | count_reg[4]/D  |   ^   | n_7      | DFPX3  | 0.000 |   2.046 |  249.679 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -247.634 | 
     | count_reg[4]/CP |   ^   | Clk   | DFPX3 | 0.001 |   0.001 | -247.633 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.692
- Arrival Time                  1.522
= Slack Time                  248.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |  -0.000 |  248.170 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.003 |   0.003 |  248.172 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.442 |   0.445 |  248.614 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.445 |  248.615 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.222 |   0.667 |  248.837 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.667 |  248.837 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.614 |   1.281 |  249.451 | 
     | g141/B          |   ^   | n_2      | XOR2X1 | 0.000 |   1.281 |  249.451 | 
     | g141/Q          |   ^   | n_6      | XOR2X1 | 0.241 |   1.522 |  249.692 | 
     | count_reg[3]/D  |   ^   | n_6      | DFCX1  | 0.000 |   1.522 |  249.692 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.170 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -248.167 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.191
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.712
- Arrival Time                  1.472
= Slack Time                  248.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |  -0.000 |  248.240 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.003 |   0.003 |  248.242 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.442 |   0.445 |  248.684 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.445 |  248.684 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.222 |   0.667 |  248.907 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.667 |  248.907 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.614 |   1.281 |  249.521 | 
     | g146/B1         |   ^   | n_2      | AO21X3 | 0.000 |   1.281 |  249.521 | 
     | g146/Q          |   ^   | n_3      | AO21X3 | 0.191 |   1.472 |  249.712 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1  | 0.000 |   1.472 |  249.712 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.240 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -248.237 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.692
- Arrival Time                  0.797
= Slack Time                  248.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |        |       |  -0.000 |  248.895 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1  | 0.003 |   0.003 |  248.897 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1  | 0.564 |   0.567 |  249.462 | 
     | g148/B          |   ^   | n_10  | XOR2X1 | 0.000 |   0.567 |  249.462 | 
     | g148/Q          |   ^   | n_1   | XOR2X1 | 0.230 |   0.797 |  249.692 | 
     | count_reg[1]/D  |   ^   | n_1   | DFCX1  | 0.000 |   0.797 |  249.692 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.895 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -248.892 | 
     +----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.223
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.679
- Arrival Time                  0.567
= Slack Time                  249.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |  -0.000 |  249.112 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 |  249.115 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1 | 0.564 |   0.567 |  249.679 | 
     | count_reg[0]/D  |   ^   | n_10  | DFCX1 | 0.000 |   0.567 |  249.679 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -249.112 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.109 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.213
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.689
- Arrival Time                  0.426
= Slack Time                  249.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.263 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  249.266 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1 | 0.423 |   0.426 |  249.689 | 
     | out_reg[3]/D  |   ^   | out[4] | DFCX1 | 0.000 |   0.426 |  249.689 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.263 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.260 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.213
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.689
- Arrival Time                  0.423
= Slack Time                  249.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |  -0.000 |  249.266 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  249.267 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1 | 0.422 |   0.423 |  249.689 | 
     | out_reg[12]/D  |   ^   | out[13] | DFCX1 | 0.000 |   0.423 |  249.689 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.266 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.264 | 
     +---------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.213
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.690
- Arrival Time                  0.424
= Slack Time                  249.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.266 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  249.269 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1 | 0.421 |   0.423 |  249.690 | 
     | out_reg[0]/D  |   ^   | out[1] | DFCX1 | 0.000 |   0.424 |  249.690 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.266 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.264 | 
     +--------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.213
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.690
- Arrival Time                  0.423
= Slack Time                  249.267
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.267 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  249.269 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1 | 0.420 |   0.422 |  249.689 | 
     | out_reg[6]/D  |   ^   | out[7] | DFCX1 | 0.000 |   0.423 |  249.690 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.267 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.265 | 
     +--------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.213
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.690
- Arrival Time                  0.422
= Slack Time                  249.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.268 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  249.270 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1 | 0.420 |   0.422 |  249.690 | 
     | out_reg[11]/D  |   ^   | out[12] | DFCX1 | 0.000 |   0.422 |  249.690 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.268 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.003 | -249.265 | 
     +---------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.691
- Arrival Time                  0.416
= Slack Time                  249.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.274 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.003 |  249.277 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1 | 0.414 |   0.416 |  249.690 | 
     | out_reg[10]/D  |   ^   | out[11] | DFCX1 | 0.000 |   0.416 |  249.691 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.274 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.273 | 
     +---------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.692
- Arrival Time                  0.417
= Slack Time                  249.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.275 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  249.278 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1 | 0.414 |   0.416 |  249.692 | 
     | out_reg[1]/D  |   ^   | out[2] | DFCX1 | 0.000 |   0.417 |  249.692 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.275 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.272 | 
     +--------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.210
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.691
- Arrival Time                  0.411
= Slack Time                  249.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.281 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1 | 0.001 |   0.001 |  249.281 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1 | 0.410 |   0.411 |  249.691 | 
     | out_reg[14]/D  |   ^   | out[15] | DFCX1 | 0.000 |   0.411 |  249.691 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.281 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.001 | -249.279 | 
     +---------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.210
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.692
- Arrival Time                  0.411
= Slack Time                  249.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |  -0.000 |  249.281 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  249.283 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1 | 0.410 |   0.411 |  249.692 | 
     | out_reg[9]/D   |   ^   | out[10] | DFCX1 | 0.000 |   0.411 |  249.692 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.281 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.279 | 
     +--------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.210
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.693
- Arrival Time                  0.411
= Slack Time                  249.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.282 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  249.284 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1 | 0.409 |   0.411 |  249.693 | 
     | out_reg[8]/D  |   ^   | out[9] | DFCX1 | 0.000 |   0.411 |  249.693 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.282 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.279 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.210
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.693
- Arrival Time                  0.411
= Slack Time                  249.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.282 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  249.284 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1 | 0.409 |   0.411 |  249.693 | 
     | out_reg[5]/D  |   ^   | out[6] | DFCX1 | 0.000 |   0.411 |  249.693 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.282 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.279 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.210
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.693
- Arrival Time                  0.411
= Slack Time                  249.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.282 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  249.284 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1 | 0.409 |   0.411 |  249.693 | 
     | out_reg[4]/D  |   ^   | out[5] | DFCX1 | 0.000 |   0.411 |  249.693 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.282 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.279 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.208
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.694
- Arrival Time                  0.406
= Slack Time                  249.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.288 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1 | 0.002 |   0.002 |  249.290 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1 | 0.404 |   0.406 |  249.694 | 
     | out_reg[7]/D  |   ^   | out[8] | DFCX1 | 0.000 |   0.406 |  249.694 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.288 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.286 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.208
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.695
- Arrival Time                  0.405
= Slack Time                  249.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.290 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  249.292 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1 | 0.403 |   0.405 |  249.695 | 
     | out_reg[2]/D  |   ^   | out[3] | DFCX1 | 0.000 |   0.405 |  249.695 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.290 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.287 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.205
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.697
- Arrival Time                  0.395
= Slack Time                  249.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.302 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.001 |  249.303 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1 | 0.393 |   0.395 |  249.697 | 
     | out_reg[13]/D  |   ^   | out[14] | DFCX1 | 0.000 |   0.395 |  249.697 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.302 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.300 | 
     +---------------------------------------------------------------------+ 

