$date
	Mon Feb  3 11:07:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DM_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 5 " address [4:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % memRead $end
$var reg 1 & memWrite $end
$scope module u_DM $end
$var wire 5 ' address [4:0] $end
$var wire 1 # clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 % memRead $end
$var wire 1 & memWrite $end
$var parameter 32 ) ADDRESS_WIDTH $end
$var parameter 32 * DATA_WIDTH $end
$var parameter 32 + MEMORY_DEPTH $end
$var reg 8 , data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 +
b1000 *
b101 )
$end
#0
$dumpvars
bx ,
b11111111 (
b0 '
0&
0%
b11111111 $
0#
b0 "
bx !
$end
#25
1#
#50
0#
1&
#75
1#
#100
0#
#125
1#
#150
0#
1%
0&
#175
b11111111 !
b11111111 ,
1#
#200
0#
#225
1#
#250
0#
#275
1#
#300
0#
#325
1#
#350
0#
#375
1#
#400
0#
#425
1#
#450
0#
#475
1#
#500
0#
#525
1#
#550
0#
#575
1#
#600
0#
#625
1#
#650
0#
#675
1#
#700
0#
#725
1#
#750
0#
#775
1#
#800
0#
#825
1#
#850
0#
#875
1#
#900
0#
#925
1#
#950
0#
#975
1#
#1000
0#
#1025
1#
#1050
0#
#1075
1#
#1100
0#
#1125
1#
#1150
0#
#1175
1#
#1200
0#
#1225
1#
#1250
0#
#1275
1#
#1300
0#
#1325
1#
#1350
0#
#1375
1#
#1400
0#
#1425
1#
#1450
0#
#1475
1#
#1500
0#
#1525
1#
#1550
0#
#1575
1#
#1600
0#
#1625
1#
#1650
0#
#1675
1#
#1700
0#
#1725
1#
#1750
0#
#1775
1#
#1800
0#
#1825
1#
#1850
0#
#1875
1#
#1900
0#
#1925
1#
#1950
0#
#1975
1#
#2000
0#
#2025
1#
#2050
0#
#2075
1#
#2100
0#
#2125
1#
#2150
0#
#2175
1#
#2200
0#
