{
	"ADDER_0": {
		"LEFT_INPUTS": {
			"inputs": ["X"],
			"shifts": [0],
			"theoretical_bitwidth": 8,
			"computed_bitwidth": 8
		},
		"LEFT_SHIFTS": {
			"shifts": [0],
			"theoretical_bitwidth": 8,
			"computed_bitwidth": 8
		},
		"RIGHT_INPUTS": {
			"inputs": ["X"],
			"shifts": [0],
			"theoretical_bitwidth": 8,
			"computed_bitwidth": 8
		},
		"RIGHT_SHIFTS": {
			"shifts": [3, 4],
			"theoretical_bitwidth": 12,
			"computed_bitwidth": 12,
			"mux_nb": 0
		},
		"OUTPUTS_SHIFTS": {
			"shifts": [0, 1],
			"theoretical_bitwidth": 15,
			"computed_bitwidth": 14,
			"mux_nb": 1
		},
		"ADD_SUB": {
			"type": "adder",
			"theoretical_bitwidth": 13,
			"computed_bitwidth": 13
		}
	},
	"ADDER_1": {
		"LEFT_INPUTS": {
			"inputs": ["X", "X"],
			"shifts": [3, 5],
			"theoretical_bitwidth": 13,
			"computed_bitwidth": 13,
			"mux_nb": 2
		},
		"LEFT_SHIFTS": {
			"shifts": [2],
			"theoretical_bitwidth": 15,
			"computed_bitwidth": 15
		},
		"RIGHT_INPUTS": {
			"inputs": ["ADDER_0"],
			"shifts": [0],
			"theoretical_bitwidth": 14,
			"computed_bitwidth": 14
		},
		"RIGHT_SHIFTS": {
			"shifts": [0],
			"theoretical_bitwidth": 14,
			"computed_bitwidth": 14
		},
		"OUTPUTS_SHIFTS": {
			"shifts": [1, 3],
			"theoretical_bitwidth": 23,
			"computed_bitwidth": 18,
			"mux_nb": 3
		},
		"ADD_SUB": {
			"type": "both",
			"theoretical_bitwidth": 16,
			"computed_bitwidth": 15,
			"mux_nb": 4
		}
	},
	"meta": {
		"wIn": 8,
		"wConf": 2,
		"wSelec": 5,
		"needs_table": true,
		"wOut": 18,
		"output": "ADDER_1",
		"is_symmetric": false,
		"muxes_bw": [1, 1, 1, 1, 1],
		"costs": {
			"asic_delay": "not implemented",
			"fpga_delay": "not implemented",
			"luts": 52,
			"mux_bits": 5,
			"mux_count": 4,
			"area_cost": 1587
		},
		"constants": [46, 188, 880, 132],
		"encoding": [
			[0, 0, 0, 0],
			[1, 1, 1, 0],
			[0, 1, 1, 0],
			[1, 1, 0, 1]
		]
	}
}
