# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/vivado/2025.1/Vivado/data/rsb/busdef" \
"mp1a_time_synth.v" \

# Do not sort compile order
nosort
