

================================================================
== Vitis HLS Report for 'getTanh'
================================================================
* Date:           Sun Jun 23 03:38:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.353 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    46011|    46011|  0.230 ms|  0.230 ms|  46012|  46012|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160  |getTanh_Pipeline_VITIS_LOOP_27_1  |    46004|    46004|  0.230 ms|  0.230 ms|  46004|  46004|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    10|     4168|    6460|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|      361|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    10|     4529|    6577|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160  |getTanh_Pipeline_VITIS_LOOP_27_1  |        0|  10|  4168|  6460|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        0|  10|  4168|  6460|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  49|          9|    1|          9|
    |atanh_address0  |  37|          7|    4|         28|
    |atanh_address1  |  31|          6|    4|         24|
    +----------------+----+-----------+-----+-----------+
    |Total           | 117|         22|    9|         61|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   8|   0|    8|          0|
    |atanh_load_10_reg_292                                     |  32|   0|   32|          0|
    |atanh_load_1_reg_207                                      |  32|   0|   32|          0|
    |atanh_load_2_reg_212                                      |  32|   0|   32|          0|
    |atanh_load_3_reg_227                                      |  32|   0|   32|          0|
    |atanh_load_4_reg_232                                      |  32|   0|   32|          0|
    |atanh_load_5_reg_247                                      |  32|   0|   32|          0|
    |atanh_load_6_reg_252                                      |  32|   0|   32|          0|
    |atanh_load_7_reg_267                                      |  32|   0|   32|          0|
    |atanh_load_8_reg_272                                      |  32|   0|   32|          0|
    |atanh_load_9_reg_287                                      |  32|   0|   32|          0|
    |atanh_load_reg_192                                        |  32|   0|   32|          0|
    |grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 361|   0|  361|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       getTanh|  return value|
|A_address0         |  out|   10|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_we0              |  out|    1|   ap_memory|             A|         array|
|A_d0               |  out|   32|   ap_memory|             A|         array|
|A_q0               |   in|   32|   ap_memory|             A|         array|
|addr_in_address0   |  out|   10|   ap_memory|       addr_in|         array|
|addr_in_ce0        |  out|    1|   ap_memory|       addr_in|         array|
|addr_in_q0         |   in|   32|   ap_memory|       addr_in|         array|
|addr_out_address0  |  out|   10|   ap_memory|      addr_out|         array|
|addr_out_ce0       |  out|    1|   ap_memory|      addr_out|         array|
|addr_out_q0        |   in|   32|   ap_memory|      addr_out|         array|
|atanh_address0     |  out|    4|   ap_memory|         atanh|         array|
|atanh_ce0          |  out|    1|   ap_memory|         atanh|         array|
|atanh_q0           |   in|   32|   ap_memory|         atanh|         array|
|atanh_address1     |  out|    4|   ap_memory|         atanh|         array|
|atanh_ce1          |  out|    1|   ap_memory|         atanh|         array|
|atanh_q1           |   in|   32|   ap_memory|         atanh|         array|
|sinh_address0      |  out|    3|   ap_memory|          sinh|         array|
|sinh_ce0           |  out|    1|   ap_memory|          sinh|         array|
|sinh_q0            |   in|   32|   ap_memory|          sinh|         array|
|cosh_address0      |  out|    3|   ap_memory|          cosh|         array|
|cosh_ce0           |  out|    1|   ap_memory|          cosh|         array|
|cosh_q0            |   in|   32|   ap_memory|          cosh|         array|
+-------------------+-----+-----+------------+--------------+--------------+

