<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper_RT2/impl/gwsynthesis/cpu_wrapper_RT2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper_RT2/src/cpu_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper_RT2/src/cpu_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jun 18 10:34:43 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2819</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1571</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>627</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
<tr>
<td>_Clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>_Clk_LUT3_F/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>20.000(MHz)</td>
<td>264.747(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">61.029(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>_Clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">71.548(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>-155.849</td>
<td>78</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>_Clk</td>
<td>Setup</td>
<td>-948.521</td>
<td>452</td>
</tr>
<tr>
<td>_Clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.332</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.147</td>
<td>18.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.552</td>
<td>Memory.0.24/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.125</td>
<td>17.577</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.282</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.177</td>
<td>17.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.873</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.186</td>
<td>17.034</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.450</td>
<td>Memory.0.24/DO[0]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.119</td>
<td>16.470</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.450</td>
<td>Memory.0.24/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.119</td>
<td>16.470</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.338</td>
<td>Memory.0.11/DO[0]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I1_LUT4_I0_F_LUT4_I2_F_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.142</td>
<td>16.381</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.091</td>
<td>Memory.0.11/DO[0]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.142</td>
<td>16.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.847</td>
<td>Memory.0.24/DO[0]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.128</td>
<td>15.876</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.818</td>
<td>Memory.0.11/DO[0]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_S0_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.136</td>
<td>15.855</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.650</td>
<td>Memory.0.11/DO[0]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.134</td>
<td>15.685</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.642</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/Q</td>
<td>Memory.0.9/AD[10]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.142</td>
<td>15.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.606</td>
<td>Memory.0.11/DO[0]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.142</td>
<td>15.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.272</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/Q</td>
<td>Memory.0.8/AD[10]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.151</td>
<td>15.051</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.231</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.3/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.125</td>
<td>15.036</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.182</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/Q</td>
<td>Memory.0.7/AD[10]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.142</td>
<td>14.971</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.150</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.31/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.134</td>
<td>14.946</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.123</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/Q</td>
<td>Memory.0.6/AD[10]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.132</td>
<td>14.921</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.113</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.10/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.125</td>
<td>14.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.112</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.1/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.134</td>
<td>14.909</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.050</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.28/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.134</td>
<td>14.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.028</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.155</td>
<td>15.084</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.018</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.155</td>
<td>15.074</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.969</td>
<td>Memory.0.11/DO[0]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.124</td>
<td>15.068</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.959</td>
<td>Memory.0.11/DO[0]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.131</td>
<td>14.991</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.299</td>
<td>Kbd_In[4]_DFFCE_D/Q</td>
<td>vectOut[1][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.363</td>
</tr>
<tr>
<td>2</td>
<td>0.330</td>
<td>NMI_DFFE_Q/Q</td>
<td>NMI_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.385</td>
</tr>
<tr>
<td>3</td>
<td>0.331</td>
<td>Kbd_In[6]_DFFE_Q/Q</td>
<td>Kbd_In[6]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>4</td>
<td>0.335</td>
<td>Kbd_Wr0_DFFC_D/Q</td>
<td>Set_Kbd_Ctl_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.335</td>
<td>stimIn[0][2]_DFFE_Q/Q</td>
<td>NMI_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>stimIn[5][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>stimIn[5][1]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>stimIn[4][5]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>stimIn[4][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>stimIn[3][6]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>stimIn[3][5]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[13]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>stimIn[3][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[10]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>stimIn[1][6]_DFFE_Q/Q</td>
<td>Kbd_In[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>stimIn[1][2]_DFFE_Q/Q</td>
<td>Kbd_In[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>stimIn[0][5]_DFFE_Q/Q</td>
<td>Dsp_Rd_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.336</td>
<td>Kbd_In[1]_DFFE_Q/Q</td>
<td>Kbd_In[1]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.383</td>
</tr>
<tr>
<td>17</td>
<td>0.336</td>
<td>Kbd_In[7]_DFFE_Q/Q</td>
<td>Kbd_In[7]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.337</td>
<td>Kbd_In[5]_DFFCE_D/Q</td>
<td>vectOut[1][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.385</td>
</tr>
<tr>
<td>19</td>
<td>0.338</td>
<td>Kbd_In[2]_DFFCE_D/Q</td>
<td>vectOut[1][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.386</td>
</tr>
<tr>
<td>20</td>
<td>0.338</td>
<td>Dsp_Rd0_DFFC_Q/Q</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>21</td>
<td>0.338</td>
<td>Dsp_Rd0_DFFC_Q/Q</td>
<td>Dsp_Rd0_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>22</td>
<td>0.344</td>
<td>Kbd_In[4]_DFFE_Q/Q</td>
<td>Kbd_In[4]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.383</td>
</tr>
<tr>
<td>23</td>
<td>0.344</td>
<td>Kbd_In[1]_DFFCE_D/Q</td>
<td>vectOut[1][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.392</td>
</tr>
<tr>
<td>24</td>
<td>0.357</td>
<td>stimIn[4][0]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.370</td>
</tr>
<tr>
<td>25</td>
<td>0.364</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_DFFCE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.393</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.425</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>2.133</td>
</tr>
<tr>
<td>2</td>
<td>7.425</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>2.133</td>
</tr>
<tr>
<td>3</td>
<td>7.425</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.047</td>
<td>2.145</td>
</tr>
<tr>
<td>4</td>
<td>7.425</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_I3_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>2.133</td>
</tr>
<tr>
<td>5</td>
<td>7.425</td>
<td>reset_DFFE_Q/Q</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>2.133</td>
</tr>
<tr>
<td>6</td>
<td>7.425</td>
<td>reset_DFFE_Q/Q</td>
<td>Dsp_Rd0_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>2.133</td>
</tr>
<tr>
<td>7</td>
<td>7.425</td>
<td>reset_DFFE_Q/Q</td>
<td>Dsp_Rd0_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>2.133</td>
</tr>
<tr>
<td>8</td>
<td>7.425</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>2.133</td>
</tr>
<tr>
<td>9</td>
<td>7.425</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I1_I3_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>2.133</td>
</tr>
<tr>
<td>10</td>
<td>7.429</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.041</td>
<td>2.147</td>
</tr>
<tr>
<td>11</td>
<td>7.429</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.041</td>
<td>2.147</td>
</tr>
<tr>
<td>12</td>
<td>7.429</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.041</td>
<td>2.147</td>
</tr>
<tr>
<td>13</td>
<td>7.429</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT3_I0_F_MUX2_LUT6_S0_1_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.041</td>
<td>2.147</td>
</tr>
<tr>
<td>14</td>
<td>7.429</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.036</td>
<td>2.153</td>
</tr>
<tr>
<td>15</td>
<td>7.429</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.036</td>
<td>2.153</td>
</tr>
<tr>
<td>16</td>
<td>7.429</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>2.149</td>
</tr>
<tr>
<td>17</td>
<td>7.431</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>2.185</td>
</tr>
<tr>
<td>18</td>
<td>7.431</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>2.185</td>
</tr>
<tr>
<td>19</td>
<td>7.431</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>2.185</td>
</tr>
<tr>
<td>20</td>
<td>7.432</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT4_I3_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>2.182</td>
</tr>
<tr>
<td>21</td>
<td>7.432</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>2.182</td>
</tr>
<tr>
<td>22</td>
<td>7.432</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>2.182</td>
</tr>
<tr>
<td>23</td>
<td>7.432</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_LUT4_F_I2_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>2.182</td>
</tr>
<tr>
<td>24</td>
<td>7.432</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>2.182</td>
</tr>
<tr>
<td>25</td>
<td>7.432</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>2.182</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.932</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q_D_LUT2_I1_I0_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.907</td>
</tr>
<tr>
<td>2</td>
<td>0.935</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[6]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.907</td>
</tr>
<tr>
<td>3</td>
<td>0.936</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.921</td>
</tr>
<tr>
<td>4</td>
<td>0.938</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.907</td>
</tr>
<tr>
<td>5</td>
<td>0.938</td>
<td>reset_DFFE_Q/Q</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.907</td>
</tr>
<tr>
<td>6</td>
<td>0.942</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.920</td>
</tr>
<tr>
<td>7</td>
<td>0.942</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.920</td>
</tr>
<tr>
<td>8</td>
<td>0.942</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[11]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>0.924</td>
</tr>
<tr>
<td>9</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.921</td>
</tr>
<tr>
<td>10</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.921</td>
</tr>
<tr>
<td>11</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[3]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.921</td>
</tr>
<tr>
<td>12</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.921</td>
</tr>
<tr>
<td>13</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.921</td>
</tr>
<tr>
<td>14</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.921</td>
</tr>
<tr>
<td>15</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.907</td>
</tr>
<tr>
<td>16</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_I2_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.926</td>
</tr>
<tr>
<td>17</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.926</td>
</tr>
<tr>
<td>18</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.926</td>
</tr>
<tr>
<td>19</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.907</td>
</tr>
<tr>
<td>20</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.907</td>
</tr>
<tr>
<td>21</td>
<td>0.943</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.907</td>
</tr>
<tr>
<td>22</td>
<td>0.944</td>
<td>reset_DFFE_Q/Q</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.911</td>
</tr>
<tr>
<td>23</td>
<td>0.944</td>
<td>reset_DFFE_Q/Q</td>
<td>NMI_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.911</td>
</tr>
<tr>
<td>24</td>
<td>0.944</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.911</td>
</tr>
<tr>
<td>25</td>
<td>0.945</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_LUT4_F_I3_LUT4_F_I1_LUT4_I1_I0_DFFPE_Q/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.915</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.939</td>
<td>3.939</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.23</td>
</tr>
<tr>
<td>2</td>
<td>2.939</td>
<td>3.939</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.24</td>
</tr>
<tr>
<td>3</td>
<td>2.945</td>
<td>3.945</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.10</td>
</tr>
<tr>
<td>4</td>
<td>2.945</td>
<td>3.945</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.14</td>
</tr>
<tr>
<td>5</td>
<td>2.945</td>
<td>3.945</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td>6</td>
<td>2.945</td>
<td>3.945</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.6</td>
</tr>
<tr>
<td>7</td>
<td>2.945</td>
<td>3.945</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.29</td>
</tr>
<tr>
<td>8</td>
<td>2.945</td>
<td>3.945</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.3</td>
</tr>
<tr>
<td>9</td>
<td>2.945</td>
<td>3.945</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.21</td>
</tr>
<tr>
<td>10</td>
<td>2.945</td>
<td>3.945</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.22</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.399</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>Memory.0.1_DO_31_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.860</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.998</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.250</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.600</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.234</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.675</td>
<td>2.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>11.202</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.584</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[3][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>11.837</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R23C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>14.362</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>14.700</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>15.800</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.053</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.538</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>16.790</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.852</td>
<td>1.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>18.104</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>18.434</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>18.687</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>19.034</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>20.228</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
<tr>
<td>11.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.147</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.728, 20.280%; route: 12.392, 67.424%; tC2Q: 2.260, 12.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.24</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.867</td>
<td>1.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.24/CLK</td>
</tr>
<tr>
<td>4.127</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">Memory.0.24/DO[0]</td>
</tr>
<tr>
<td>6.449</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td>Memory.0.16_DO_31_LUT4_I0/I1</td>
</tr>
<tr>
<td>6.832</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td style=" background: #97FFFF;">Memory.0.16_DO_31_LUT4_I0/F</td>
</tr>
<tr>
<td>6.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>Memory.0.8_DO_31_LUT3_I0_F_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>7.028</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.8_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.359</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>7.885</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.022</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.614</td>
<td>2.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>11.029</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.977</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.229</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[3][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>12.315</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C51[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.609</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1/I0</td>
</tr>
<tr>
<td>14.125</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>14.262</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>14.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>14.348</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.434</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>15.518</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/I3</td>
</tr>
<tr>
<td>16.039</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>16.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>16.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I0</td>
</tr>
<tr>
<td>16.262</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>16.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>16.348</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>16.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I0/I0</td>
</tr>
<tr>
<td>16.434</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I0/O</td>
</tr>
<tr>
<td>17.715</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>17.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.968</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>18.054</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[1]_LUT2_F_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>18.983</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F/I1</td>
</tr>
<tr>
<td>19.444</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[1]_LUT2_F/F</td>
</tr>
<tr>
<td>19.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.956</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td>11.892</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.622, 26.298%; route: 10.695, 60.845%; tC2Q: 2.260, 12.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.399</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>Memory.0.1_DO_31_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.860</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.998</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.250</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.600</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.234</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.675</td>
<td>2.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>11.202</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.584</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[3][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>11.837</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R23C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>14.362</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>14.700</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>15.800</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.053</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.538</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>16.790</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.852</td>
<td>1.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>18.104</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>18.682</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>19.208</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F/F</td>
</tr>
<tr>
<td>19.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td>11.926</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.749, 21.594%; route: 11.351, 65.387%; tC2Q: 2.260, 13.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.399</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>Memory.0.1_DO_31_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.860</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.998</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.250</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.600</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.234</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.675</td>
<td>2.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>11.202</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.584</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[3][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>11.837</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R23C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>14.362</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>14.700</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>15.800</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.053</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.538</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>16.790</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.852</td>
<td>1.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>18.104</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>18.627</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>18.879</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>18.882</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td>12.009</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.475, 20.401%; route: 11.299, 66.332%; tC2Q: 2.260, 13.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.24</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.867</td>
<td>1.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.24/CLK</td>
</tr>
<tr>
<td>4.127</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">Memory.0.24/DO[0]</td>
</tr>
<tr>
<td>6.449</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td>Memory.0.16_DO_31_LUT4_I0/I1</td>
</tr>
<tr>
<td>6.832</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td style=" background: #97FFFF;">Memory.0.16_DO_31_LUT4_I0/F</td>
</tr>
<tr>
<td>6.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>Memory.0.8_DO_31_LUT3_I0_F_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>7.028</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.8_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.359</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>7.885</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.022</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.614</td>
<td>2.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>11.029</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.977</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.229</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[3][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>12.315</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C51[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.609</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1/I0</td>
</tr>
<tr>
<td>14.125</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>14.262</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>14.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>14.348</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.434</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>15.518</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/I3</td>
</tr>
<tr>
<td>15.950</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>15.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>16.147</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>16.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I0</td>
</tr>
<tr>
<td>16.248</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>16.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>16.349</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>16.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I0/I0</td>
</tr>
<tr>
<td>16.450</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I0/O</td>
</tr>
<tr>
<td>17.217</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.743</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.879</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>18.337</td>
<td>0.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td>11.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.501, 27.330%; route: 9.709, 58.948%; tC2Q: 2.260, 13.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.24</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.867</td>
<td>1.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.24/CLK</td>
</tr>
<tr>
<td>4.127</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">Memory.0.24/DO[0]</td>
</tr>
<tr>
<td>6.449</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td>Memory.0.16_DO_31_LUT4_I0/I1</td>
</tr>
<tr>
<td>6.832</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td style=" background: #97FFFF;">Memory.0.16_DO_31_LUT4_I0/F</td>
</tr>
<tr>
<td>6.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>Memory.0.8_DO_31_LUT3_I0_F_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>7.028</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.8_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.359</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>7.885</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.022</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.614</td>
<td>2.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>11.029</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.977</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.229</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[3][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>12.315</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C51[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.609</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1/I0</td>
</tr>
<tr>
<td>14.125</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>14.262</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>14.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>14.348</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.434</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>15.518</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/I3</td>
</tr>
<tr>
<td>15.950</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>15.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>16.147</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>16.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I0</td>
</tr>
<tr>
<td>16.248</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>16.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>16.349</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>16.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I0/I0</td>
</tr>
<tr>
<td>16.450</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I0/O</td>
</tr>
<tr>
<td>17.217</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.743</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.879</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>18.074</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT2_F/I1</td>
</tr>
<tr>
<td>18.337</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[0]_LUT2_F/F</td>
</tr>
<tr>
<td>18.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td>11.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.764, 28.924%; route: 9.446, 57.354%; tC2Q: 2.260, 13.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I1_LUT4_I0_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Memory.0.11/DO[0]</td>
</tr>
<tr>
<td>6.448</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.939</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.782</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.938</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C53[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.140</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C51[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>13.502</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.023</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.605</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.868</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C54[0][B]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>16.433</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[0][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.685</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C55[0][A]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.888</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C55[3][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_2/I3</td>
</tr>
<tr>
<td>17.385</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C55[3][A]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_2/F</td>
</tr>
<tr>
<td>17.713</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I1_LUT4_I0_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>18.229</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I1_LUT4_I0_F_LUT4_I2/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I1_LUT4_I0_F_LUT4_I2_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I1_LUT4_I0_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.954</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I1_LUT4_I0_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C53[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I1_LUT4_I0_F_LUT4_I2_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.142</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.326, 26.410%; route: 9.795, 59.794%; tC2Q: 2.260, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Memory.0.11/DO[0]</td>
</tr>
<tr>
<td>6.448</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.939</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.782</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.938</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C53[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.140</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C51[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>13.502</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.023</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.605</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.868</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C54[0][B]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>16.433</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[0][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.685</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C55[0][A]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.888</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C55[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT3_I2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>17.385</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C55[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT3_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>17.390</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>17.917</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1/F</td>
</tr>
<tr>
<td>17.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>18.053</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>18.055</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>11.954</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D</td>
</tr>
<tr>
<td>11.964</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C55[2][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.142</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.472, 27.595%; route: 9.475, 58.461%; tC2Q: 2.260, 13.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.24</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.867</td>
<td>1.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.24/CLK</td>
</tr>
<tr>
<td>4.127</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">Memory.0.24/DO[0]</td>
</tr>
<tr>
<td>6.449</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td>Memory.0.16_DO_31_LUT4_I0/I1</td>
</tr>
<tr>
<td>6.832</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td style=" background: #97FFFF;">Memory.0.16_DO_31_LUT4_I0/F</td>
</tr>
<tr>
<td>6.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>Memory.0.8_DO_31_LUT3_I0_F_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>7.028</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.8_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.359</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>7.885</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.022</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.614</td>
<td>2.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>11.029</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.977</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.229</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[3][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>12.315</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C51[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.609</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1/I0</td>
</tr>
<tr>
<td>14.125</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>14.262</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>14.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>14.348</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.434</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>15.518</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/I3</td>
</tr>
<tr>
<td>15.950</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>15.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>16.147</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>16.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I0</td>
</tr>
<tr>
<td>16.248</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>16.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>16.349</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>16.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I0/I0</td>
</tr>
<tr>
<td>16.450</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I0/O</td>
</tr>
<tr>
<td>17.217</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>17.743</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT3_F/F</td>
</tr>
<tr>
<td>17.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td>11.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.365, 27.494%; route: 9.251, 58.271%; tC2Q: 2.260, 14.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_S0_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Memory.0.11/DO[0]</td>
</tr>
<tr>
<td>6.448</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.939</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.782</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.938</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C53[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.140</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C51[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>13.502</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.023</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>14.185</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>14.683</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C51[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>15.849</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>16.310</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>16.640</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[1][B]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>16.893</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C54[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.703</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[3][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_S0_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[3][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_S0_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_S0_DFFC_D</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[3][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_S0_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.009, 25.284%; route: 9.586, 60.462%; tC2Q: 2.260, 14.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Memory.0.11/DO[0]</td>
</tr>
<tr>
<td>6.448</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.939</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.782</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.938</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C53[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.140</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C51[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>13.502</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.023</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.605</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.868</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C54[0][B]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>16.543</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>17.004</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C54[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_I2_LUT4_F/F</td>
</tr>
<tr>
<td>17.007</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3/I2</td>
</tr>
<tr>
<td>17.533</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3/F</td>
</tr>
<tr>
<td>17.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.947</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td>11.883</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.134</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.048, 25.805%; route: 9.378, 59.786%; tC2Q: 2.260, 14.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.357</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R15C55[2][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>5.029</td>
<td>2.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>5.292</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.833</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.359</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R18C49[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>9.818</td>
<td>2.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>10.108</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>10.304</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.998</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>AB[10]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.251</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C41[1][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.928</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>_Address[10]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">_Address[10]_LUT3_F/F</td>
</tr>
<tr>
<td>17.421</td>
<td>4.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>11.778</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.142</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.044, 13.244%; route: 13.020, 84.374%; tC2Q: 0.368, 2.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Memory.0.11/DO[0]</td>
</tr>
<tr>
<td>6.448</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.939</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.782</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.938</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C53[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.140</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C51[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>13.502</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.023</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.605</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.868</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C54[0][B]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>16.433</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[0][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.685</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C55[0][A]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.905</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[1][B]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0/I2</td>
</tr>
<tr>
<td>17.432</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C55[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0/F</td>
</tr>
<tr>
<td>17.432</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[1][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>17.568</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C55[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>17.570</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[1][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[1][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.954</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>11.964</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C55[1][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.142</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.975, 25.282%; route: 9.488, 60.343%; tC2Q: 2.260, 14.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.769</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.357</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R15C55[2][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>5.029</td>
<td>2.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>5.292</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.833</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.359</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R18C49[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>9.818</td>
<td>2.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>10.108</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>10.304</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.998</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>AB[10]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.251</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C41[1][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.928</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>_Address[10]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">_Address[10]_LUT3_F/F</td>
</tr>
<tr>
<td>17.041</td>
<td>4.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.838</td>
<td>1.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>11.803</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>11.769</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.044, 13.579%; route: 12.640, 83.980%; tC2Q: 0.368, 2.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.838, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>146</td>
<td>R16C54[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.284</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R21C48[1][A]</td>
<td style=" background: #97FFFF;">AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>6.153</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>6.893</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R18C51[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>8.674</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>9.201</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>9.551</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>10.072</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>11.103</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>AB[3]_LUT4_F/I2</td>
</tr>
<tr>
<td>11.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C47[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.153</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>17.018</td>
<td>3.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">Memory.0.3/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.857</td>
<td>1.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>Memory.0.3/CLK</td>
</tr>
<tr>
<td>11.822</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.3</td>
</tr>
<tr>
<td>11.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>Memory.0.3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.125</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.325, 22.113%; route: 11.344, 75.443%; tC2Q: 0.368, 2.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.857, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.357</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R15C55[2][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>5.029</td>
<td>2.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>5.292</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.833</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.359</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R18C49[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>9.818</td>
<td>2.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>10.108</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>10.304</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.998</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>AB[10]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.251</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C41[1][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.928</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>_Address[10]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">_Address[10]_LUT3_F/F</td>
</tr>
<tr>
<td>16.961</td>
<td>4.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td style=" font-weight:bold;">Memory.0.7/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.7/CLK</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.7</td>
</tr>
<tr>
<td>11.778</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.142</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.044, 13.651%; route: 12.560, 83.894%; tC2Q: 0.368, 2.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>146</td>
<td>R16C54[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.284</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R21C48[1][A]</td>
<td style=" background: #97FFFF;">AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>6.153</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>6.893</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R18C51[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>8.674</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>9.201</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>9.551</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>10.072</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>11.103</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>AB[3]_LUT4_F/I2</td>
</tr>
<tr>
<td>11.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C47[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.153</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>16.928</td>
<td>3.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">Memory.0.31/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>Memory.0.31/CLK</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.31</td>
</tr>
<tr>
<td>11.778</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>Memory.0.31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.325, 22.246%; route: 11.254, 75.295%; tC2Q: 0.368, 2.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[2][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.357</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R15C55[2][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>5.029</td>
<td>2.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>5.292</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.833</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.359</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R18C49[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>9.818</td>
<td>2.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>10.108</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>10.304</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.998</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>AB[10]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.251</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C41[1][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.928</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>_Address[10]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">_Address[10]_LUT3_F/F</td>
</tr>
<tr>
<td>16.911</td>
<td>4.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td style=" font-weight:bold;">Memory.0.6/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.857</td>
<td>1.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td>Memory.0.6/CLK</td>
</tr>
<tr>
<td>11.822</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.6</td>
</tr>
<tr>
<td>11.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td>Memory.0.6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.132</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.044, 13.697%; route: 12.510, 83.840%; tC2Q: 0.368, 2.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.857, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>146</td>
<td>R16C54[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.284</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R21C48[1][A]</td>
<td style=" background: #97FFFF;">AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>6.153</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>6.893</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R18C51[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>8.674</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>9.201</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>9.551</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>10.072</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>11.103</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>AB[3]_LUT4_F/I2</td>
</tr>
<tr>
<td>11.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C47[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.153</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>16.901</td>
<td>3.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">Memory.0.10/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.857</td>
<td>1.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>Memory.0.10/CLK</td>
</tr>
<tr>
<td>11.822</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.10</td>
</tr>
<tr>
<td>11.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>Memory.0.10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.125</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.325, 22.287%; route: 11.226, 75.249%; tC2Q: 0.368, 2.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.857, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>146</td>
<td>R16C54[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.284</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R21C48[1][A]</td>
<td style=" background: #97FFFF;">AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>6.153</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>6.893</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R18C51[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>8.674</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>9.201</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>9.551</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>10.072</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>11.103</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>AB[3]_LUT4_F/I2</td>
</tr>
<tr>
<td>11.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C47[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.153</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>16.891</td>
<td>3.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">Memory.0.1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.1/CLK</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.1</td>
</tr>
<tr>
<td>11.778</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.325, 22.302%; route: 11.216, 75.233%; tC2Q: 0.368, 2.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.28</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>146</td>
<td>R16C54[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.284</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R21C48[1][A]</td>
<td style=" background: #97FFFF;">AB[11]_LUT4_F_I1_LUT4_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>6.153</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>6.893</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R18C51[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I1_F_MUX2_LUT5_I0_S0_LUT4_I3_I2_LUT4_F_I2_LUT3_I1_F_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>8.674</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>9.201</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>9.551</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>10.072</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>11.103</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>AB[3]_LUT4_F/I2</td>
</tr>
<tr>
<td>11.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C47[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.153</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>16.828</td>
<td>3.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">Memory.0.28/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.28/CLK</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.28</td>
</tr>
<tr>
<td>11.778</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.28</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.325, 22.396%; route: 11.154, 75.128%; tC2Q: 0.368, 2.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.399</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>Memory.0.1_DO_31_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.860</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.998</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.250</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.600</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.234</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.675</td>
<td>2.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>11.202</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.584</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[3][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>11.837</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R23C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>14.362</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>14.700</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>15.800</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.053</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.405</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[1]_LUT2_F/I1</td>
</tr>
<tr>
<td>16.932</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[1]_LUT2_F/F</td>
</tr>
<tr>
<td>16.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
<tr>
<td>11.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.155</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.244, 21.505%; route: 9.580, 63.512%; tC2Q: 2.260, 14.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.399</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>Memory.0.1_DO_31_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.860</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.998</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.250</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.1_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.600</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.234</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.675</td>
<td>2.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>11.202</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.584</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[3][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>11.837</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R23C47[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>14.362</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>14.700</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>15.800</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.053</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.405</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F/I3</td>
</tr>
<tr>
<td>16.922</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F/F</td>
</tr>
<tr>
<td>16.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D</td>
</tr>
<tr>
<td>11.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.155</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.234, 21.453%; route: 9.580, 63.554%; tC2Q: 2.260, 14.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Memory.0.11/DO[0]</td>
</tr>
<tr>
<td>6.448</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.939</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.782</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.938</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C53[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.140</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C51[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>13.502</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.023</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>14.185</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>14.683</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C51[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>15.849</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>16.310</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>16.660</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C53[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>16.913</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C53[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>16.915</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C53[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C53[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>11.947</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C53[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.009, 26.605%; route: 8.799, 58.396%; tC2Q: 2.260, 14.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R9C42[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.848</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>4.108</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Memory.0.11/DO[0]</td>
</tr>
<tr>
<td>6.448</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.939</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.782</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.938</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C53[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.140</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>12.662</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C51[3][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>13.502</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.023</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>14.570</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I1_DFFCE_Q_D_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>15.097</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C51[0][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I1_DFFCE_Q_D_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>15.454</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>15.980</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C48[1][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>16.313</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>16.839</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>16.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][B]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>11.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C50[2][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.376, 29.192%; route: 8.355, 55.733%; tC2Q: 2.260, 15.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>51.167</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>Kbd_In[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>51.307</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C42[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFCE_D/Q</td>
</tr>
<tr>
<td>51.529</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" font-weight:bold;">vectOut[1][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>51.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>51.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td>51.231</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[1][B]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C45[1][B]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][A]</td>
<td style=" font-weight:bold;">NMI_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][A]</td>
<td>NMI_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td>1.206</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C46[1][A]</td>
<td>NMI_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.359%; route: 0.482, 41.641%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>Kbd_In[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[6]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>Kbd_In[6]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
<tr>
<td>1.213</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>Kbd_Wr0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_D/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>1.526</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" background: #97FFFF;">Set_Kbd_Ctl_DFFC_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">Set_Kbd_Ctl_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.191</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][B]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[1][B]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C45[1][B]</td>
<td>NMI_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[5][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>stimIn[5][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">stimIn[5][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td>Mem_Emu_Din[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[1][B]</td>
<td>Mem_Emu_Din[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[5][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>stimIn[5][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td style=" font-weight:bold;">stimIn[5][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>Mem_Emu_Din[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>Mem_Emu_Din[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>stimIn[4][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td style=" font-weight:bold;">stimIn[4][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>Mem_Emu_Adr[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>Mem_Emu_Adr[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td>stimIn[4][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td style=" font-weight:bold;">stimIn[4][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>Mem_Emu_Adr[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>Mem_Emu_Adr[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td>stimIn[3][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td style=" font-weight:bold;">stimIn[3][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[14]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[13]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>stimIn[3][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" font-weight:bold;">stimIn[3][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[13]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>Mem_Emu_Adr[13]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>Mem_Emu_Adr[13]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>stimIn[3][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" font-weight:bold;">stimIn[3][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>Mem_Emu_Adr[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>Mem_Emu_Adr[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>stimIn[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>Kbd_In[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>Kbd_In[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>stimIn[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>Kbd_In[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>Kbd_In[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[2][B]</td>
<td>stimIn[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C45[2][B]</td>
<td style=" font-weight:bold;">stimIn[0][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td style=" font-weight:bold;">Dsp_Rd_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>Dsp_Rd_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>Dsp_Rd_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>Kbd_In[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>Kbd_In[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td>1.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td>Kbd_In[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>Kbd_In[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.217</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>51.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>Kbd_In[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>51.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFCE_D/Q</td>
</tr>
<tr>
<td>51.556</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>51.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>51.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td>51.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.215</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>51.167</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>Kbd_In[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>51.311</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFCE_D/Q</td>
</tr>
<tr>
<td>51.553</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][B]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>51.167</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][B]</td>
<td>vectOut[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>51.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td>51.215</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][B]</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>Dsp_Rd0_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>Dsp_Rd0_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">Dsp_Rd0_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>Dsp_Rd0_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.505</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">Dsp_Rd0_LUT2_I0/F</td>
</tr>
<tr>
<td>1.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">Dsp_Rd0_LUT2_I0_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.167</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>Dsp_Rd0_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd0_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>Dsp_Rd0_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">Dsp_Rd0_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.505</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">Dsp_Rd0_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>Dsp_Rd0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.167</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>Dsp_Rd0_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[2][A]</td>
<td>Kbd_In[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C42[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>Kbd_In[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td>1.214</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>51.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>Kbd_In[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>51.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFCE_D/Q</td>
</tr>
<tr>
<td>51.562</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>51.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>51.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>51.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 63.265%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>stimIn[4][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" font-weight:bold;">stimIn[4][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[3][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[3][B]</td>
<td>Mem_Emu_Adr[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[3][B]</td>
<td>Mem_Emu_Adr[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.226, 61.081%; tC2Q: 0.144, 38.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[1][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C49[1][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_I3_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.405</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1/I1</td>
</tr>
<tr>
<td>1.558</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1/F</td>
</tr>
<tr>
<td>1.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.931%; route: 0.096, 24.427%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][7]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.766, 82.772%; tC2Q: 0.368, 17.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.766, 82.772%; tC2Q: 0.368, 17.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.166</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>11.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>11.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 82.867%; tC2Q: 0.368, 17.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_I3_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_I3_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_I3_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_I3_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_I3_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.766, 82.772%; tC2Q: 0.368, 17.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">Dsp_Rd0_LUT2_I0_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.766, 82.772%; tC2Q: 0.368, 17.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd0_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">Dsp_Rd0_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>Dsp_Rd0_DFFC_Q/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Dsp_Rd0_DFFC_Q</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>Dsp_Rd0_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.766, 82.772%; tC2Q: 0.368, 17.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd0_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">Dsp_Rd0_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>Dsp_Rd0_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Dsp_Rd0_DFFC_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>Dsp_Rd0_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.766, 82.772%; tC2Q: 0.368, 17.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[0][B]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[0][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[0][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.766, 82.772%; tC2Q: 0.368, 17.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I1_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[1][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I1_I3_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I1_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I1_I3_DFFCE_Q</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[1][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I1_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.766, 82.772%; tC2Q: 0.368, 17.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.168</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I2_LUT4_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.779, 82.882%; tC2Q: 0.368, 17.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.168</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[1][B]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][B]</td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[1][B]</td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.779, 82.882%; tC2Q: 0.368, 17.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.168</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" font-weight:bold;">AB[5]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.779, 82.882%; tC2Q: 0.368, 17.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT3_I0_F_MUX2_LUT6_S0_1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.168</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td style=" font-weight:bold;">AB[3]_LUT3_I0_F_MUX2_LUT6_S0_1_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>AB[3]_LUT3_I0_F_MUX2_LUT6_S0_1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT3_I0_F_MUX2_LUT6_S0_1_O_DFFC_D</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>AB[3]_LUT3_I0_F_MUX2_LUT6_S0_1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.779, 82.882%; tC2Q: 0.368, 17.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.174</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td>11.603</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 82.927%; tC2Q: 0.368, 17.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.174</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td>11.603</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 82.927%; tC2Q: 0.368, 17.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.170</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.947</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td>11.599</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.781, 82.897%; tC2Q: 0.368, 17.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.206</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" font-weight:bold;">AB[7]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td>AB[7]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C50[1][A]</td>
<td>AB[7]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 83.181%; tC2Q: 0.368, 16.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.206</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>AB[6]_LUT3_F_I1_LUT3_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 83.181%; tC2Q: 0.368, 16.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.206</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" font-weight:bold;">AB[5]_LUT3_F_I1_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>11.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C50[0][A]</td>
<td>AB[5]_LUT3_F_I1_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 83.181%; tC2Q: 0.368, 16.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT4_I3_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.203</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT4_I3_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT4_I3_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT4_I3_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT4_I3_F_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.815, 83.159%; tC2Q: 0.368, 16.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.203</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C54[2][B]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.815, 83.159%; tC2Q: 0.368, 16.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.203</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C54[1][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.815, 83.159%; tC2Q: 0.368, 16.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_LUT4_F_I2_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.203</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td style=" font-weight:bold;">AB[2]_LUT4_F_I2_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>AB[2]_LUT4_F_I2_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_LUT4_F_I2_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>AB[2]_LUT4_F_I2_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.815, 83.159%; tC2Q: 0.368, 16.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.203</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td style=" font-weight:bold;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.815, 83.159%; tC2Q: 0.368, 16.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.021</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.203</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td style=" font-weight:bold;">AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>AB[1]_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.766%; route: 1.339, 66.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.815, 83.159%; tC2Q: 0.368, 16.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q_D_LUT2_I1_I0_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q_D_LUT2_I1_I0_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q_D_LUT2_I1_I0_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q_D_LUT2_I1_I0_DFFCE_D</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q_D_LUT2_I1_I0_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.763, 84.123%; tC2Q: 0.144, 15.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[6]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[6]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.163</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][B]</td>
<td>u_cpu.DIMUX[6]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[6]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>1.145</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[1][B]</td>
<td>u_cpu.DIMUX[6]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.763, 84.123%; tC2Q: 0.144, 15.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.083%; route: 0.488, 41.917%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.176</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.158</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C46[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 84.365%; tC2Q: 0.144, 15.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.416%; route: 0.501, 42.584%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td style=" font-weight:bold;">_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.763, 84.123%; tC2Q: 0.144, 15.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.763, 84.123%; tC2Q: 0.144, 15.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" font-weight:bold;">AB[7]_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>AB[7]_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>AB[7]_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.776, 84.352%; tC2Q: 0.144, 15.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.776, 84.352%; tC2Q: 0.144, 15.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[11]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">AB[11]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>AB[11]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[11]_DFFCE_D</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>AB[11]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 84.416%; tC2Q: 0.144, 15.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.AI[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_cpu.u_ALU8.AI[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 84.365%; tC2Q: 0.144, 15.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>Kbd_In[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 84.365%; tC2Q: 0.144, 15.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[3]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>Kbd_In[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 84.365%; tC2Q: 0.144, 15.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 84.365%; tC2Q: 0.144, 15.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 84.365%; tC2Q: 0.144, 15.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[2][A]</td>
<td style=" font-weight:bold;">AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[2][A]</td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C52[2][A]</td>
<td>AB[15]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 84.365%; tC2Q: 0.144, 15.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][A]</td>
<td style=" font-weight:bold;">_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][A]</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C53[1][A]</td>
<td>_Din[1]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.763, 84.123%; tC2Q: 0.144, 15.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.099</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[1][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_I2_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[1][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_I2_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[1][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 84.449%; tC2Q: 0.144, 15.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.099</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 84.449%; tC2Q: 0.144, 15.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.099</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[2][B]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[2][B]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[2][B]</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 84.449%; tC2Q: 0.144, 15.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[0][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[0][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C55[0][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT4_I2_F_LUT2_I1_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.763, 84.123%; tC2Q: 0.144, 15.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[0][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[0][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C53[0][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT3_I0_I2_LUT2_F_I1_LUT3_I2_F_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.763, 84.123%; tC2Q: 0.144, 15.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>AB[3]_LUT4_F_I2_LUT4_I3_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.763, 84.123%; tC2Q: 0.144, 15.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.084</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td>1.140</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 84.193%; tC2Q: 0.144, 15.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.359%; route: 0.482, 41.641%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.084</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][A]</td>
<td style=" font-weight:bold;">NMI_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][A]</td>
<td>NMI_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td>1.140</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C46[1][A]</td>
<td>NMI_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 84.193%; tC2Q: 0.144, 15.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.359%; route: 0.482, 41.641%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.084</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.140</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>AB[2]_LUT4_F_I3_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I1_O_LUT3_I1_F_LUT2_I0_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 84.193%; tC2Q: 0.144, 15.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.359%; route: 0.482, 41.641%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_LUT4_F_I3_LUT4_F_I1_LUT4_I1_I0_DFFPE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">AB[1]_LUT4_F_I3_LUT4_F_I1_LUT4_I1_I0_DFFPE_Q/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[1]_LUT4_F_I3_LUT4_F_I1_LUT4_I1_I0_DFFPE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_LUT4_F_I3_LUT4_F_I1_LUT4_I1_I0_DFFPE_Q</td>
</tr>
<tr>
<td>1.143</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[1]_LUT4_F_I3_LUT4_F_I1_LUT4_I1_I0_DFFPE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.771, 84.262%; tC2Q: 0.144, 15.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.939</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.939</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.23</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.835</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.23/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.774</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.23/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.939</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.939</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.24</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.835</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.24/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.774</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.24/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.10</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.826</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.10/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.771</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.10/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.14</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.826</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.14/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.771</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.14/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.15</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.826</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.15/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.771</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.15/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.826</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.771</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.6/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.826</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.771</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.29/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.826</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.771</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.21</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.826</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.21/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.771</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.21/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.22</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.826</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.22/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.771</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.22/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>170</td>
<td>u_cpu.clk</td>
<td>-6.386</td>
<td>1.475</td>
</tr>
<tr>
<td>162</td>
<td>reset</td>
<td>5.531</td>
<td>2.062</td>
</tr>
<tr>
<td>151</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D_Q</td>
<td>-5.481</td>
<td>2.003</td>
</tr>
<tr>
<td>146</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_F_LUT3_I2_F_LUT4_I1_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D_Q</td>
<td>-6.386</td>
<td>2.469</td>
</tr>
<tr>
<td>141</td>
<td>Mem_Emu_Wen_LUT3_I1_I2_LUT4_F_I0_LUT2_I1_F_LUT4_I1_1_F_LUT4_I2_1_I3_LUT3_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D_Q</td>
<td>-5.808</td>
<td>2.662</td>
</tr>
<tr>
<td>130</td>
<td>RDY</td>
<td>-7.224</td>
<td>2.932</td>
</tr>
<tr>
<td>115</td>
<td>clk_emu_IBUF_I_O</td>
<td>-7.224</td>
<td>1.350</td>
</tr>
<tr>
<td>103</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_O_DFFP_D_Q</td>
<td>-6.166</td>
<td>3.509</td>
</tr>
<tr>
<td>81</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q_D_LUT2_I1_I0_DFFCE_D_Q_LUT4_I0_F</td>
<td>-5.517</td>
<td>3.471</td>
</tr>
<tr>
<td>62</td>
<td>AB[6]_LUT3_F_I1_LUT4_I3_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_1_F_MUX2_LUT5_I0_S0_DFFC_D_Q</td>
<td>-5.000</td>
<td>2.379</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C43</td>
<td>55.56%</td>
</tr>
<tr>
<td>R14C47</td>
<td>55.56%</td>
</tr>
<tr>
<td>R14C49</td>
<td>55.56%</td>
</tr>
<tr>
<td>R12C44</td>
<td>55.56%</td>
</tr>
<tr>
<td>R16C44</td>
<td>50.00%</td>
</tr>
<tr>
<td>R14C50</td>
<td>50.00%</td>
</tr>
<tr>
<td>R11C43</td>
<td>50.00%</td>
</tr>
<tr>
<td>R17C52</td>
<td>48.61%</td>
</tr>
<tr>
<td>R15C43</td>
<td>48.61%</td>
</tr>
<tr>
<td>R9C51</td>
<td>48.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 50 -waveform {0 25} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 10 -waveform {0 5} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
