Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Mar 31 15:32:14 2017
| Host         : gkmikros-K56CB running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab3_simple_wrapper_timing_summary_routed.rpt -rpx lab3_simple_wrapper_timing_summary_routed.rpx
| Design       : lab3_simple_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.758        0.000                      0                 2439        0.064        0.000                      0                 2439        4.020        0.000                       0                  1162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.758        0.000                      0                 2430        0.064        0.000                      0                 2430        4.020        0.000                       0                  1162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.805        0.000                      0                    9        1.122        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.732ns (31.074%)  route 3.842ns (68.926%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    lab3_simple_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.373     5.738    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.862 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.789     6.651    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.775 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.037     7.812    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.150     7.962 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.643     8.605    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.480    12.659    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.371    12.363    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.732ns (31.074%)  route 3.842ns (68.926%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    lab3_simple_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.373     5.738    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.862 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.789     6.651    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.775 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.037     7.812    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.150     7.962 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.643     8.605    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.480    12.659    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.371    12.363    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.732ns (31.074%)  route 3.842ns (68.926%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    lab3_simple_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.373     5.738    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.862 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.789     6.651    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.775 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.037     7.812    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.150     7.962 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.643     8.605    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.480    12.659    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.371    12.363    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.732ns (31.074%)  route 3.842ns (68.926%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    lab3_simple_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.373     5.738    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.862 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.789     6.651    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.775 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.037     7.812    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.150     7.962 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.643     8.605    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.480    12.659    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.371    12.363    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.732ns (31.074%)  route 3.842ns (68.926%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    lab3_simple_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.373     5.738    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.862 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.789     6.651    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.775 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.037     7.812    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.150     7.962 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.643     8.605    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.480    12.659    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.371    12.363    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.732ns (31.074%)  route 3.842ns (68.926%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    lab3_simple_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.373     5.738    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.862 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.789     6.651    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.775 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.037     7.812    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.150     7.962 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.643     8.605    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.480    12.659    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.371    12.363    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.732ns (31.074%)  route 3.842ns (68.926%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    lab3_simple_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.373     5.738    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.862 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.789     6.651    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.775 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.037     7.812    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.150     7.962 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.643     8.605    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.480    12.659    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.371    12.363    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.732ns (31.074%)  route 3.842ns (68.926%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    lab3_simple_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab3_simple_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.373     5.738    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.862 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.789     6.651    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.775 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.037     7.812    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.150     7.962 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.643     8.605    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.480    12.659    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.371    12.363    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.788ns (33.642%)  route 3.527ns (66.358%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          1.077     6.970    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/reset_reg
    SLICE_X36Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.094 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max[25]_i_5/O
                         net (fo=10, routed)          0.356     7.451    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max[25]_i_5_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.575 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max[11]_i_1/O
                         net (fo=18, routed)          0.686     8.261    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max[11]_i_1_n_0
    SLICE_X33Y82         FDRE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.471    12.650    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max_reg[0]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X33Y82         FDRE (Setup_fdre_C_R)       -0.429    12.296    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max_reg[0]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.788ns (33.642%)  route 3.527ns (66.358%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          1.077     6.970    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/reset_reg
    SLICE_X36Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.094 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max[25]_i_5/O
                         net (fo=10, routed)          0.356     7.451    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max[25]_i_5_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.575 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max[11]_i_1/O
                         net (fo=18, routed)          0.686     8.261    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max[11]_i_1_n_0
    SLICE_X33Y82         FDSE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.471    12.650    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/s00_axi_aclk
    SLICE_X33Y82         FDSE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max_reg[14]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X33Y82         FDSE (Setup_fdse_C_S)       -0.429    12.296    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_max_reg[14]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.557     0.893    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y92         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.116     1.172    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y91         SRLC32E                                      r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.824     1.190    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.188%)  route 0.216ns (62.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.559     0.895    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.216     1.239    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.912     1.278    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.151    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.188%)  route 0.216ns (62.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.559     0.895    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.216     1.239    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.912     1.278    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.151    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.188%)  route 0.216ns (62.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.559     0.895    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.216     1.239    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.912     1.278    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.151    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.188%)  route 0.216ns (62.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.559     0.895    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.216     1.239    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.912     1.278    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.151    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.378%)  route 0.183ns (49.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.659     0.995    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.183     1.319    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[18]
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.364 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[19]_i_1/O
                         net (fo=1, routed)           0.000     1.364    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[19]
    SLICE_X28Y99         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.845     1.211    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y99         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.125%)  route 0.151ns (39.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.659     0.995    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.151     1.274    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[19]
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.099     1.373 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.373    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X28Y99         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.845     1.211    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y99         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.190ns (33.153%)  route 0.383ns (66.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.576     0.912    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.383     1.436    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X28Y101        LUT3 (Prop_lut3_I1_O)        0.049     1.485 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.485    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X28Y101        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.931     1.297    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.107     1.369    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.226ns (58.126%)  route 0.163ns (41.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.659     0.995    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.163     1.286    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X28Y98         LUT4 (Prop_lut4_I3_O)        0.098     1.384 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.384    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X28Y98         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.845     1.211    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y98         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.639     0.975    lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y102        FDRE                                         r  lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.172    lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X45Y102        FDRE                                         r  lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.911     1.277    lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y102        FDRE                                         r  lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.302     0.975    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.075     1.050    lab3_simple_i/sw_8bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y79    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y84    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y84    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y84    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/progressive_debounceButton/counter_reg[22]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y103   lab3_simple_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y100   lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y100   lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y100   lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y100   lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.540ns (42.711%)  route 2.066ns (57.289%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.659     6.552    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X37Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.474    12.653    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X37Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[3]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X37Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.540ns (42.711%)  route 2.066ns (57.289%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.659     6.552    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.474    12.653    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[2]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X36Y86         FDCE (Recov_fdce_C_CLR)     -0.361    12.401    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.540ns (42.711%)  route 2.066ns (57.289%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.659     6.552    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.474    12.653    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[0]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X36Y86         FDCE (Recov_fdce_C_CLR)     -0.319    12.443    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.540ns (42.711%)  route 2.066ns (57.289%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.659     6.552    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.474    12.653    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[1]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X36Y86         FDCE (Recov_fdce_C_CLR)     -0.319    12.443    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.540ns (42.711%)  route 2.066ns (57.289%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.659     6.552    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.474    12.653    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[4]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X36Y86         FDCE (Recov_fdce_C_CLR)     -0.319    12.443    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.540ns (44.671%)  route 1.907ns (55.329%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.500     6.393    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y87         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.475    12.654    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[7]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X36Y87         FDCE (Recov_fdce_C_CLR)     -0.361    12.402    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[8]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.540ns (44.671%)  route 1.907ns (55.329%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.500     6.393    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y87         FDPE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.475    12.654    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y87         FDPE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[8]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X36Y87         FDPE (Recov_fdpe_C_PRE)     -0.361    12.402    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.540ns (44.671%)  route 1.907ns (55.329%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.500     6.393    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y87         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.475    12.654    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[5]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X36Y87         FDCE (Recov_fdce_C_CLR)     -0.319    12.444    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.540ns (44.671%)  route 1.907ns (55.329%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.652     2.946    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2_reg/Q
                         net (fo=5, routed)           0.878     4.342    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_2
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.529     4.995    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     5.893 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.500     6.393    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y87         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.475    12.654    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[6]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X36Y87         FDCE (Recov_fdce_C_CLR)     -0.319    12.444    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  6.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.438ns (41.048%)  route 0.629ns (58.952%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q
                         net (fo=5, routed)           0.271     1.327    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.372 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.175     1.547    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.229     1.776 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.182     1.959    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y87         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.820     1.186    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[5]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.438ns (41.048%)  route 0.629ns (58.952%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q
                         net (fo=5, routed)           0.271     1.327    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.372 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.175     1.547    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.229     1.776 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.182     1.959    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y87         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.820     1.186    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[6]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.438ns (41.048%)  route 0.629ns (58.952%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q
                         net (fo=5, routed)           0.271     1.327    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.372 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.175     1.547    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.229     1.776 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.182     1.959    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y87         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.820     1.186    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[7]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[8]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.438ns (41.048%)  route 0.629ns (58.952%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q
                         net (fo=5, routed)           0.271     1.327    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.372 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.175     1.547    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.229     1.776 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.182     1.959    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y87         FDPE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.820     1.186    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y87         FDPE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[8]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     0.833    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.438ns (38.480%)  route 0.700ns (61.520%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q
                         net (fo=5, routed)           0.271     1.327    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.372 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.175     1.547    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.229     1.776 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.254     2.030    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.819     1.185    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[0]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X36Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.438ns (38.480%)  route 0.700ns (61.520%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q
                         net (fo=5, routed)           0.271     1.327    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.372 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.175     1.547    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.229     1.776 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.254     2.030    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.819     1.185    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[1]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X36Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.438ns (38.480%)  route 0.700ns (61.520%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q
                         net (fo=5, routed)           0.271     1.327    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.372 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.175     1.547    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.229     1.776 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.254     2.030    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.819     1.185    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[2]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X36Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.438ns (38.480%)  route 0.700ns (61.520%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q
                         net (fo=5, routed)           0.271     1.327    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.372 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.175     1.547    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.229     1.776 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.254     2.030    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X36Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.819     1.185    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X36Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[4]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X36Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.438ns (38.480%)  route 0.700ns (61.520%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg/Q
                         net (fo=5, routed)           0.271     1.327    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/button_reg_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.372 r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2/O
                         net (fo=1, routed)           0.175     1.547    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_2_n_0
    SLICE_X36Y89         LDCE (SetClr_ldce_CLR_Q)     0.229     1.776 f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg/Q
                         net (fo=16, routed)          0.254     2.030    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/reset_reg
    SLICE_X37Y86         FDCE                                         f  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.819     1.185    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/s00_axi_aclk
    SLICE_X37Y86         FDCE                                         r  lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[3]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X37Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/gray_counter/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  1.219    





