 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Wed May 17 13:23:02 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    816
    Unconnected ports (LINT-28)                                   707
    Feedthrough (LINT-29)                                           3
    Shorted outputs (LINT-31)                                      80
    Constant outputs (LINT-52)                                     26

Cells                                                            1464
    Cells do not drive (LINT-1)                                   433
    Cells do not have output pins (LINT-10)                       404
    Connected to power or ground (LINT-32)                        541
    Nets connected to multiple pins on same cell (LINT-33)         78
    Hier pins without driver and load (LINT-60)                     8

Nets                                                              413
    Unloaded nets (LINT-2)                                        413
--------------------------------------------------------------------------------

Warning: In design 'SDRAM_TOP', cell 'icc_clock102' does not drive any nets. (LINT-1)
Warning: In design 'BLENDER_1', cell 'icc_clock232' does not drive any nets. (LINT-1)
Warning: In design 'BLENDER_1', cell 'icc_clock236' does not drive any nets. (LINT-1)
Warning: In design 'BLENDER_1', cell 'icc_clock242' does not drive any nets. (LINT-1)
Warning: In design 'BLENDER_1', cell 'icc_clock245' does not drive any nets. (LINT-1)
Warning: In design 'BLENDER_0', cell 'icc_clock100' does not drive any nets. (LINT-1)
Warning: In design 'BLENDER_0', cell 'icc_clock101' does not drive any nets. (LINT-1)
Warning: In design 'BLENDER_0', cell 'icc_clock103' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock469' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock470' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock471' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock472' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock473' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock474' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock477' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock478' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock479' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock480' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock481' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock482' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock483' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock484' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock490' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock491' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock494' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'icc_clock497' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_3' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_4' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_7' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_8' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_11' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_12' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_13' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_14' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_17' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_18' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_19' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_20' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_23' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_24' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_25' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_26' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_29' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_30' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_31' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_32' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_35' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_36' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_37' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_38' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_41' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_42' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_43' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_44' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_47' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_48' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_49' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_50' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_53' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_54' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_55' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_56' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_59' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_60' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_61' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_62' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_65' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_66' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_67' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_68' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_71' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_72' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_73' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_74' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_77' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_78' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_79' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_80' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_83' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_84' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_85' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_86' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_89' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_90' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_91' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_92' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_95' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_96' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_97' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_98' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_101' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_102' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_103' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_104' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_107' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_108' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_109' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_110' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_113' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_114' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_115' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_116' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_119' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_120' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_121' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_122' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_125' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_126' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_127' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_128' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_131' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_132' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_133' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_134' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_137' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_138' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_139' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_140' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_143' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_144' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_145' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_146' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_149' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_150' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_151' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_152' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_155' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_156' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_157' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_158' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_161' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_162' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_163' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_164' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_167' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_168' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_169' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_170' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_173' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_174' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_175' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_176' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_179' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_180' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_181' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_182' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_185' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_186' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_187' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_188' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_191' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_192' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_193' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_194' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_197' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_198' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_199' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_200' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_203' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_204' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_205' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_206' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_209' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_210' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_211' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_212' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_215' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_216' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_217' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_218' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_221' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_222' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_223' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_224' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_227' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_228' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_229' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_230' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_233' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_234' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_235' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_236' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_239' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_240' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_241' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_242' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_245' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_246' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_247' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_248' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_251' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_252' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_253' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_254' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_257' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_258' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_259' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_260' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_263' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_264' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_265' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_266' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_269' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_270' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_271' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_272' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_275' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_276' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_277' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_278' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_281' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_282' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_283' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_284' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_287' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_288' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_289' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_290' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_293' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_294' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_295' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_296' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_299' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_300' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_301' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_302' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_305' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_306' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_307' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_308' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_311' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_312' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_313' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_314' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_317' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_318' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_319' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_320' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_323' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_324' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_325' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_326' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_329' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_330' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_331' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_332' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_335' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_336' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_337' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_338' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_341' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_342' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_343' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_344' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_347' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_348' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_349' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_350' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_353' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_354' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_355' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_356' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_359' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_360' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_361' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_362' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_365' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_366' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_367' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_368' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_371' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_372' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_373' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_374' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_377' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_378' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_379' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_380' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_383' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_384' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_385' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_386' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_389' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_390' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_391' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_392' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_395' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_396' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_397' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_398' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_401' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_402' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_403' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_404' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_407' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_408' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_409' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_410' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_413' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_414' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_415' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_416' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_419' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_420' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_421' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_422' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_425' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_426' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_427' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_428' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_431' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_432' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_433' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_434' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_437' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_438' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_439' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_440' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_443' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_444' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_445' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_446' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_449' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_450' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_451' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_452' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_455' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_456' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_457' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_458' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_461' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_462' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_463' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_464' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_467' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_468' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_469' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_470' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_473' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_474' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_475' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_476' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_479' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_480' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_481' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_482' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_485' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_486' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_487' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_488' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_491' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_492' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_493' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_494' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_497' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_498' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_499' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_500' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_503' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_504' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_505' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_506' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_509' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_510' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_511' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_512' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_515' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_516' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_517' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_518' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_521' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_522' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_523' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_524' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_527' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_528' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_529' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_530' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_533' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_534' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_535' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_536' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_539' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_540' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_541' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_542' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_545' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_546' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_547' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_548' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_551' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_552' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_553' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_554' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_557' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_558' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_559' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_560' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_563' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_564' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_565' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_566' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_569' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_570' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_571' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_572' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_575' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_576' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_579' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_580' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_583' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_584' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_587' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_588' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_591' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_592' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_595' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_596' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_599' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_600' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_603' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_604' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_607' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_608' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_611' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_612' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_615' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_616' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_619' does not drive any nets. (LINT-1)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_620' does not drive any nets. (LINT-1)
Warning: In design 'CONTEXT_MEM', cell 'icc_clock32' does not drive any nets. (LINT-1)
Warning: In design 'PARSER', cell 'icc_clock5' does not drive any nets. (LINT-1)
Warning: In design 'SDRAM_IF', cell 'icc_clock2570' does not drive any nets. (LINT-1)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_13' driven by pin 'I_PCI_TOP/pc_be_out[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_12' driven by pin 'I_PCI_TOP/pc_be_out[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_11' driven by pin 'I_PCI_TOP/pc_be_out[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_10' driven by pin 'I_PCI_TOP/pc_be_out[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_9' driven by pin 'I_PARSER/context_cmd[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_8' driven by pin 'I_PARSER/context_cmd[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_7' driven by pin 'I_PARSER/pcmd_out[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_6' driven by pin 'I_PARSER/pcmd_out[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_5' driven by pin 'I_PARSER/pcmd_out[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_4' driven by pin 'I_PARSER/pcmd_out[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_3' driven by pin 'I_RISC_CORE/PSW[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_2' driven by pin 'I_RISC_CORE/PSW[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'SYNOPSYS_UNCONNECTED_1' driven by pin 'I_BLENDER_1/result[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_128' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_127' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_126' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_125' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_124' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_123' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_122' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_121' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[31]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_120' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[30]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_119' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_118' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[29]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_117' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[28]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_116' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[27]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_115' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_114' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[25]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_113' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[24]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_112' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[23]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_111' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[22]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_110' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[21]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_109' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[20]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_108' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_107' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[19]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_106' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[18]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_105' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[17]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_104' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[16]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_103' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_102' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_101' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_100' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_99' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_98' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_97' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_96' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_95' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_94' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_93' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_92' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_91' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_90' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_89' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[31]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_88' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[30]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_87' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_86' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[29]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_85' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[28]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_84' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[27]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_83' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_82' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[25]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_81' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[24]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_80' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[23]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_79' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[22]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_78' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[21]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_77' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[20]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_76' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_75' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[19]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_74' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[18]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_73' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[17]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_72' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[16]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_71' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_70' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_69' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_68' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_67' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_66' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_65' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_64' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_63' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_62' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_61' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_60' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_59' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_58' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_57' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[31]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_56' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[30]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_55' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_54' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[29]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_53' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[28]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_52' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[27]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_51' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_50' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[25]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_49' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[24]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_48' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[23]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_47' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[22]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_46' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[21]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_45' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[20]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_44' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_43' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[19]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_42' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[18]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_41' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[17]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[16]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_35' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_34' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_33' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_32' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_31' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_30' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_29' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_28' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_27' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_26' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_25' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[31]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_24' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[30]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_23' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_22' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[29]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_21' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[28]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_20' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[27]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_19' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_18' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[25]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_17' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[24]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_16' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[23]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_15' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[22]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_14' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[21]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_13' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[20]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_12' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_11' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[19]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_10' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[18]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_9' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[17]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_8' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[16]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_7' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_6' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_5' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_4' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_3' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_2' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_1' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_80' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O2[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_79' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O2[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_78' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O2[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_77' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O2[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_76' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O2[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_75' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O2[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_74' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O2[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_73' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O2[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_72' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_71' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_70' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_69' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_68' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_67' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_66' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_65' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_64' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_63' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_62' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_61' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_60' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_59' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_58' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_57' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_56' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_55' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_54' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_53' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_52' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_51' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_50' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_49' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_48' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_47' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_46' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_45' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_44' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_43' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_42' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_41' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O2[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O2[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O2[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O2[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O2[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_35' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O2[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_34' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O2[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_33' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O2[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_32' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_31' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_30' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_29' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_28' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_27' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_26' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_25' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_24' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_23' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_22' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_21' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_20' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_19' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_18' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_17' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_16' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_15' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_14' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_13' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_12' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_11' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_10' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_9' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_8' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_7' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_6' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_5' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_4' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_3' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_2' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_1' driven by pin 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_128' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_127' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_126' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_125' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_124' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_123' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_122' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_121' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_120' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_119' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_118' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_117' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_116' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_115' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_114' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_113' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_112' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_111' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_110' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_109' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_108' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_107' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_106' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_105' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_104' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_103' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_102' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_101' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_100' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_99' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_98' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_97' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_96' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_95' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_94' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_93' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_92' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_91' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_90' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_89' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_88' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_87' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_86' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_85' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_84' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_83' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_82' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_81' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_80' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_79' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_78' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_77' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_76' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_75' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_74' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_73' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_72' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_4/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_71' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_4/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_70' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_4/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_69' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_4/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_68' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_4/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_67' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_4/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_66' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_4/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_65' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_4/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_64' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_63' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_62' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_61' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_60' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_59' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_58' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_57' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_56' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_55' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_54' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_53' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_52' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_51' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_50' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_49' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_48' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_47' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_46' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_45' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_44' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_43' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_42' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_41' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_35' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_34' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_33' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_32' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_31' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_30' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_29' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_28' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_27' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_26' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_25' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_24' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_23' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_22' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_21' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_20' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_19' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_18' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_17' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_16' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_15' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_14' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_13' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_12' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_11' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_10' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_9' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_8' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_7' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_6' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_5' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_4' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_3' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_2' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/SYNOPSYS_UNCONNECTED_1' driven by pin 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_64' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_63' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_62' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_61' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_60' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_59' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_58' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_57' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_56' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_55' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_54' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_53' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_52' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_51' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_50' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_49' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_48' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_47' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_46' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_45' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_44' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_43' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_42' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_41' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_35' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_34' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_33' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_32' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_31' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_30' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_29' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_28' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_27' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_26' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_25' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_24' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_23' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_22' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_21' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_20' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_19' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_18' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_17' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_16' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_15' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_14' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_13' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_12' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_11' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_10' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_9' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_8' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_7' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_6' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_5' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_4' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_3' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_2' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_1' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_3' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_4' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_7' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_8' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_11' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_12' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_13' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_14' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_17' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_18' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_19' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_20' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_23' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_24' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_25' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_26' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_29' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_30' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_31' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_32' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_35' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_36' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_37' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_38' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_41' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_42' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_43' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_44' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_47' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_48' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_49' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_50' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_53' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_54' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_55' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_56' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_59' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_60' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_61' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_62' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_65' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_66' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_67' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_68' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_71' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_72' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_73' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_74' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_77' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_78' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_79' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_80' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_83' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_84' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_85' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_86' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_89' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_90' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_91' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_92' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_95' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_96' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_97' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_98' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_101' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_102' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_103' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_104' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_107' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_108' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_109' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_110' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_113' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_114' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_115' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_116' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_119' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_120' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_121' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_122' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_125' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_126' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_127' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_128' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_131' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_132' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_133' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_134' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_137' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_138' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_139' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_140' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_143' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_144' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_145' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_146' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_149' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_150' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_151' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_152' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_155' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_156' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_157' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_158' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_161' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_162' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_163' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_164' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_167' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_168' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_169' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_170' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_173' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_174' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_175' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_176' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_179' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_180' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_181' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_182' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_185' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_186' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_187' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_188' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_191' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_192' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_193' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_194' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_197' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_198' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_199' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_200' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_203' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_204' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_205' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_206' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_209' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_210' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_211' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_212' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_215' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_216' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_217' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_218' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_221' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_222' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_223' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_224' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_227' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_228' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_229' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_230' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_233' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_234' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_235' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_236' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_239' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_240' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_241' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_242' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_245' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_246' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_247' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_248' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_251' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_252' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_253' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_254' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_257' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_258' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_259' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_260' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_263' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_264' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_265' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_266' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_269' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_270' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_271' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_272' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_275' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_276' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_277' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_278' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_281' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_282' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_283' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_284' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_287' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_288' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_289' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_290' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_293' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_294' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_295' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_296' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_299' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_300' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_301' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_302' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_305' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_306' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_307' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_308' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_311' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_312' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_313' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_314' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_317' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_318' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_319' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_320' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_323' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_324' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_325' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_326' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_329' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_330' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_331' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_332' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_335' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_336' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_337' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_338' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_341' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_342' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_343' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_344' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_347' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_348' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_349' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_350' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_353' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_354' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_355' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_356' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_359' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_360' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_361' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_362' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_365' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_366' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_367' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_368' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_371' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_372' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_373' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_374' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_377' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_378' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_379' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_380' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_383' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_384' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_385' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_386' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_389' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_390' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_391' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_392' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_395' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_396' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_397' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_398' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_401' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_402' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_403' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_404' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_407' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_408' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_409' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_410' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_413' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_414' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_415' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_416' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_419' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_420' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_421' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_422' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_425' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_426' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_427' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_428' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_431' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_432' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_433' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_434' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_437' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_438' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_439' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_440' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_443' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_444' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_445' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_446' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_449' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_450' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_451' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_452' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_455' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_456' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_457' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_458' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_461' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_462' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_463' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_464' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_467' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_468' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_469' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_470' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_473' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_474' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_475' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_476' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_479' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_480' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_481' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_482' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_485' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_486' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_487' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_488' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_491' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_492' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_493' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_494' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_497' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_498' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_499' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_500' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_503' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_504' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_505' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_506' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_509' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_510' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_511' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_512' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_515' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_516' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_517' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_518' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_521' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_522' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_523' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_524' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_527' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_528' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_529' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_530' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_533' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_534' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_535' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_536' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_539' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_540' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_541' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_542' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_545' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_546' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_547' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_548' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_551' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_552' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_553' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_554' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_557' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_558' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_559' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_560' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_563' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_564' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_565' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_566' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_569' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_570' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_571' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_572' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_575' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_576' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_579' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_580' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_583' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_584' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_587' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_588' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_591' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_592' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_595' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_596' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_599' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_600' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_603' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_604' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_607' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_608' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_611' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_612' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_615' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_616' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_619' has no output pins. (LINT-10)
Warning: In design 'RISC_CORE', cell 'xoendcap_DCAP_HVT_620' has no output pins. (LINT-10)
Warning: In design 'ORCA_TOP', port 'shutdown' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_si[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_si[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_si[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_si[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_si[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_si[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_so[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_so[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_so[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_so[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'test_so[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'scan_enable' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'ate_clk' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'occ_bypass' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'occ_reset' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'pidsel' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'pgnt_n' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'ppar_in' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'pframe_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'ptrdy_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'pirdy_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'pdevsel_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'pstop_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'pperr_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'pserr_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', port 'pm66en' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_mode' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'risc_PSW[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'risc_PSW[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_31__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_30__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_29__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_28__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_27__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_26__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_25__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_24__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_23__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_22__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_21__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_20__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_19__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_17__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_16__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_15__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_14__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_13__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_12__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_11__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_10__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_9__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_8__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_7__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_6__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_5__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_4__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_3__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_2__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_1__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'sd_DQ_en_0__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN2' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si12' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si5' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si3' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si2' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si1' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_so10' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_so8' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_so3' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_so2' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_so1' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_3' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_4' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_5' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_6' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_7' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_8' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_9' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_10' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_11' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_12' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_13' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_14' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_15' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_16' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_17' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_18' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_19' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_20' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_21' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_22' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_23' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_24' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_25' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_26' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_27' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_28' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_29' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_30' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_31' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_32' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_33' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_34' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_35' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_36' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_37' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_38' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_39' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_40' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_41' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_42' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_43' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_44' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_45' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_46' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_47' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_48' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_49' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_50' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_51' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_52' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_se_hfs_netlink_53' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN3' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN4' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN5' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN6' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN7' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN8' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN9' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN10' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN11' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN12' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN13' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN14' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN15' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN16' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN17' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN18' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN19' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN20' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN21' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN22' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN23' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN24' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN25' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN26' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN27' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN28' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN29' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN30' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN31' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN32' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN33' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN34' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN35' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'IN36' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si18' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si17' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si16' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si15' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si14' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_si13' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_so13' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_so12' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_TOP', port 'test_so11' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'reset_n' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'clk_enable' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'operation_3_' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'operation_1__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'result[1]' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN0' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN2' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN4' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN5' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN6' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN8' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN10' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN11' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN12' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN13' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN15' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_99' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_100' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_101' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_102' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_103' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_104' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_105' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_106' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_107' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_108' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_109' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_110' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_111' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_112' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_113' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_114' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_se_hfs_netlink_115' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN16' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN21' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN22' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN24' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN25' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN26' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN30' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN32' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN33' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN34' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN35' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN36' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN37' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN38' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN41' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN42' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN43' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN44' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN46' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN49' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN51' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'IN53' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si39' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si38' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si37' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si36' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si35' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si34' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si33' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si32' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si31' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si30' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si29' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si28' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_si27' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so32' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so31' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so30' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so29' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so28' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so27' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so26' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so25' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so24' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so23' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so22' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_1', port 'test_so21' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'reset_n' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'clk_enable' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'operation_0_' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN0' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN1' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN3' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN6' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN7' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN9' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN10' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN11' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN12' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_si22' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_so30' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN13' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN14' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN15' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN16' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN17' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN18' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN19' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN21' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_116' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_117' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_118' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_119' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_120' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_121' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_122' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_123' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_124' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_125' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_126' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_127' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_128' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_129' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_130' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_131' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_132' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_133' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_134' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_135' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_136' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_137' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_138' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_139' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_140' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_141' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_142' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_143' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_144' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_145' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_146' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_147' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_148' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_se_hfs_netlink_149' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN22' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN23' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN24' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN27' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN34' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN35' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN36' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'IN40' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_si36' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_si35' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_si34' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_si33' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_si32' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_so34' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_so33' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_so32' is not connected to any nets. (LINT-28)
Warning: In design 'BLENDER_0', port 'test_so31' is not connected to any nets. (LINT-28)
Warning: In design 'RISC_CORE', port 'PSW[1]' is not connected to any nets. (LINT-28)
Warning: In design 'RISC_CORE', port 'PSW[0]' is not connected to any nets. (LINT-28)
Warning: In design 'RISC_CORE', port 'test_si' is not connected to any nets. (LINT-28)
Warning: In design 'RISC_CORE', port 'test_so' is not connected to any nets. (LINT-28)
Warning: In design 'RISC_CORE', port 'test_se' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'cmd[5]' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'cmd[2]' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_se' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_se_hfs_netlink_150' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_si12' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_si11' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_si10' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_si9' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_si8' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_si7' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_si6' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_si5' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_so9' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_so8' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_so7' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_so6' is not connected to any nets. (LINT-28)
Warning: In design 'CONTEXT_MEM', port 'test_so5' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pclk' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_3__BAR' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_2_' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_1_' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_0_' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_out[3]' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_out[2]' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_out[1]' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_out[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'pcmd_out_valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'blender_clk_en' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'context_cmd[5]' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'context_cmd[2]' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'fifo_read_pop' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'fifo_read_empty' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN0' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN1' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN3' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN5' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'sys_clk_cts_8' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so8' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so7' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so6' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so3' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so2' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so1' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN7' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_151' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_152' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_153' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_154' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_155' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_156' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_157' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_158' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_159' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_160' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_se_hfs_netlink_161' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN10' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN11' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN13' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN14' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN16' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN17' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN20' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'IN22' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si25' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si24' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si23' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si22' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si21' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si20' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si19' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si18' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si17' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si16' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si15' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_si14' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so13' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so12' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so11' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so10' is not connected to any nets. (LINT-28)
Warning: In design 'PARSER', port 'test_so9' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pclk' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pidsel' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pgnt_n' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pad_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'ppar_in' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'ppar_out' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'ppar_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pc_be_out[3]' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pc_be_out[2]' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pc_be_out[1]' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pc_be_out[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pc_be_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pframe_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pframe_n_out' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pframe_n_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'ptrdy_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'ptrdy_n_out' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'ptrdy_n_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pirdy_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pirdy_n_out' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pirdy_n_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pdevsel_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pdevsel_n_out' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pdevsel_n_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pstop_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pstop_n_out' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pstop_n_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pperr_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pperr_n_out' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pperr_n_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pserr_n_in' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pserr_n_out' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pserr_n_en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'preq_n_' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pack_n' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pm66en' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_valid' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_3_' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_2_' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_1_' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_0_' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_in_valid' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'cmd_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_mode' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'rfifo_pop' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'light_sleep' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'deep_sleep' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'shutdown' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN0' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_si5' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pclk_cts_7' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'pclk_cts_8' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_si1' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_so6' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_so5' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN2' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN3' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_162' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_163' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_164' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_165' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_166' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_167' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_168' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_169' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_170' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_171' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_172' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_173' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_174' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_175' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_se_hfs_netlink_176' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN4' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN5' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN6' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN7' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN8' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN9' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN10' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN11' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN12' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN13' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN14' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN15' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN16' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN17' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN18' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN19' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN20' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN21' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN22' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN23' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN24' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN25' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN26' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN27' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'IN28' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_si8' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_si7' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_si6' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_so9' is not connected to any nets. (LINT-28)
Warning: In design 'PCI_TOP', port 'test_so8' is not connected to any nets. (LINT-28)
Warning: In design 'CLOCKING', port 'shutdown' is not connected to any nets. (LINT-28)
Warning: In design 'CLOCKING', port 'sdram_clk' is not connected to any nets. (LINT-28)
Warning: In design 'CLOCKING', port 'sys_clk_cts_2' is not connected to any nets. (LINT-28)
Warning: In design 'CLOCKING', port 'sys_2x_clk_cts_2' is not connected to any nets. (LINT-28)
Warning: In design 'CLOCKING', port 'sdram_clk_cts_2' is not connected to any nets. (LINT-28)
Warning: In design 'CLOCKING', port 'pclk_cts_2' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'risc_PSW[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'risc_PSW[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN0' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN1' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si6' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si5' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si3' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si2' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si1' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_so4' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_so2' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_so1' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN2' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN3' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN4' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN5' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN6' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN7' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN8' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN9' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN10' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN11' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN12' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN13' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN14' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN15' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN16' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN17' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN18' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN19' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN20' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN21' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN22' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN23' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN24' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN25' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN26' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN27' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN28' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN29' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN30' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN31' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_54' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_55' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_56' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_57' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_58' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_59' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_60' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_61' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_62' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_63' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_64' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_65' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_66' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_67' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_68' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_69' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_70' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_71' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_72' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_73' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_74' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_75' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_76' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_77' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_78' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_79' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_80' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_81' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_82' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_83' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_84' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_85' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_86' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_87' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_88' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_89' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_90' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_91' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_92' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_93' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_94' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_95' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_96' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_97' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_se_hfs_netlink_98' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN32' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN33' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN34' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN35' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN36' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN37' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN38' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN39' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN40' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN41' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN42' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN43' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN44' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN45' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN46' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN47' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN48' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN49' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN50' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN51' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN52' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN53' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN54' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN55' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN56' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN57' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN58' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN59' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN60' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN61' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN62' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN63' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN64' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN65' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN66' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN67' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN68' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN69' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN70' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN71' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN72' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN73' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN74' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN75' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN76' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN77' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN78' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN79' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN80' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN81' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN82' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN83' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN84' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN85' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN86' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN87' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN88' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN89' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN90' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN91' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN92' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN93' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN94' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN96' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'IN97' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si11' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si10' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si9' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si8' is not connected to any nets. (LINT-28)
Warning: In design 'SDRAM_IF', port 'test_si7' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_BLENDER_1', port 'EN' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_BLENDER_1', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_BLENDER_0', port 'EN' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_BLENDER_0', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_10', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_11', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_12', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_13', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_14', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_15', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_16', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_17', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_18', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_STACK_FSM', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_PRGRM_CNT', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_INSTRN_LAT', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_0', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_1', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_2', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_ALU_0', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_1', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_0', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_PCI_CORE', port 'EN' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_PCI_CORE', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_LOW_SDRAM_IF', port 'EN' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_LOW_SDRAM_IF', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_SDRAM_IF', port 'EN' is not connected to any nets. (LINT-28)
Warning: In design 'SNPS_CLOCK_GATE_HIGH_SDRAM_IF', port 'TE' is not connected to any nets. (LINT-28)
Warning: In design 'CLOCKING', input port 'pclk_in' is connected directly to output port 'pclk'. (LINT-29)
Warning: In design 'CLOCKING', input port 'sys_2x_clk_in' is connected directly to output port 'sys_2x_clk'. (LINT-29)
Warning: In design 'SDRAM_IF', input port 'sdram_clk' is connected directly to output port 'sd_CK'. (LINT-29)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'ppar_out'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pc_be_en'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pirdy_n_out'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pirdy_n_en'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pdevsel_n_out'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pdevsel_n_en'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pframe_n_out'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pframe_n_en'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'ptrdy_n_out'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'ptrdy_n_en'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pc_be_out[1]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pc_be_out[2]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pc_be_out[3]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pserr_n_en'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pc_be_out[0]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pstop_n_out'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pstop_n_en'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pperr_n_out'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pperr_n_en'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pserr_n_out'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'ppar_en'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'pack_n'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to output port 'preq_n'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[31]' is connected directly to output port 'sd_DQ_en[8]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[31]' is connected directly to output port 'sd_DQ_en[15]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[31]' is connected directly to output port 'sd_DQ_en[20]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[31]' is connected directly to output port 'sd_DQ_en[14]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[31]' is connected directly to output port 'sd_DQ_en[22]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[30]' is connected directly to output port 'sd_DQ_en[2]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[30]' is connected directly to output port 'sd_DQ_en[25]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[30]' is connected directly to output port 'sd_DQ_en[29]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[30]' is connected directly to output port 'sd_DQ_en[12]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[30]' is connected directly to output port 'sd_DQ_en[13]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[28]' is connected directly to output port 'sd_DQ_en[11]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[28]' is connected directly to output port 'sd_DQ_en[27]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[28]' is connected directly to output port 'sd_DQ_en[26]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[28]' is connected directly to output port 'sd_DQ_en[23]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[28]' is connected directly to output port 'sd_DQ_en[16]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[24]' is connected directly to output port 'sd_DQ_en[9]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[24]' is connected directly to output port 'sd_DQ_en[1]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[24]' is connected directly to output port 'sd_DQ_en[10]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[24]' is connected directly to output port 'sd_DQ_en[19]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[21]' is connected directly to output port 'sd_DQ_en[7]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[21]' is connected directly to output port 'sd_DQ_en[4]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[21]' is connected directly to output port 'sd_DQ_en[5]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[21]' is connected directly to output port 'sd_DQ_en[0]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[21]' is connected directly to output port 'sd_DQ_en[3]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[18]' is connected directly to output port 'sd_DQ_en[6]'. (LINT-31)
Warning: In design 'ORCA_TOP', output port 'sd_DQ_en[18]' is connected directly to output port 'sd_DQ_en[17]'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_18__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_17__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_21__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_4__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_5__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_0__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_3__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_6__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_11__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_2__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_8__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_7__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_13__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_12__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_30__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_29__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_25__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_27__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_28__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_26__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_23__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_16__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_15__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_20__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_14__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_22__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_9__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_1__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_10__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_24__BAR'. (LINT-31)
Warning: In design 'SDRAM_IF', output port 'sd_DQ_en_31__BAR' is connected directly to output port 'sd_DQ_en_19__BAR'. (LINT-31)
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_mode' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN2' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si12' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si5' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si3' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si2' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si1' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_3' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_4' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_5' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_6' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_7' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_8' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_9' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_10' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_11' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_12' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_13' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_14' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_15' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_16' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_17' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_18' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_19' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_20' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_21' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_22' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_23' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_24' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_25' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_26' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_27' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_28' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_29' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_30' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_31' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_32' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_33' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_34' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_35' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_36' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_37' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_38' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_39' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_40' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_41' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_42' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_43' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_44' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_45' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_46' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_47' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_48' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_49' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_50' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_51' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_52' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_53' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN3' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN4' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN5' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN6' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN7' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN8' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN9' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN10' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN11' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN12' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN13' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN14' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN15' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN16' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN17' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN18' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN19' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN20' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN21' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN22' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN23' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN24' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN25' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN26' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN27' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN28' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN29' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN30' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN31' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN32' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN33' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN34' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN35' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN36' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si18' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si17' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si16' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si15' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si14' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si13' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'reset_n' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'operation_3_' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'operation_1__BAR' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN0' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN2' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN4' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN5' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN6' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN8' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN10' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN11' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN12' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN13' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN15' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_99' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_100' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_101' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_102' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_103' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_104' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_105' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_106' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_107' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_108' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_109' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_110' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_111' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_112' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_113' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_114' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_115' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN16' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN21' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN22' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN24' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN25' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN26' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN30' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN32' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN33' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN34' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN35' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN36' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN37' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN38' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN41' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN42' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN43' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN44' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN46' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN49' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN51' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN53' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si39' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si38' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si37' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si36' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si35' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si34' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si33' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si32' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si31' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si30' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si29' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si28' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si27' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'reset_n' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'operation_0_' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN0' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN1' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN3' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN6' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN7' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN9' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN10' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN11' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN12' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si22' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN13' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN14' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN15' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN16' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN17' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN18' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN19' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN21' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_116' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_117' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_118' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_119' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_120' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_121' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_122' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_123' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_124' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_125' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_126' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_127' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_128' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_129' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_130' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_131' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_132' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_133' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_134' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_135' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_136' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_137' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_138' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_139' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_140' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_141' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_142' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_143' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_144' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_145' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_146' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_147' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_148' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_149' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN22' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN23' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN24' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN27' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN34' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN35' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN36' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN40' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si36' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si35' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si34' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si33' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si32' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_RISC_CORE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_RISC_CORE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[5]' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[2]' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_150' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si12' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si11' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si10' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si9' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si8' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si7' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si6' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si5' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pclk' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pcmd_3__BAR' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pcmd_2_' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pcmd_1_' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pcmd_0_' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pcmd_valid' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN0' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN1' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN3' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN5' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sys_clk_cts_8' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN7' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_151' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_152' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_153' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_154' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_155' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_156' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_157' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_158' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_159' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_160' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_161' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN10' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN11' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN13' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN14' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN16' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN17' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN20' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN22' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si25' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si24' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si23' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si22' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si21' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si20' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si19' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si18' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si17' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si16' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si15' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si14' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pclk' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pidsel' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pgnt_n' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ppar_in' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pframe_n_in' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ptrdy_n_in' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pirdy_n_in' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pdevsel_n_in' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pstop_n_in' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pperr_n_in' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pserr_n_in' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pm66en' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd_in_valid' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd_in[3]' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd_in[2]' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd_in[1]' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd_in[0]' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_mode' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rfifo_pop' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'light_sleep' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'deep_sleep' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shutdown' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN0' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si5' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pclk_cts_7' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pclk_cts_8' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si1' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN2' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN3' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_162' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_163' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_164' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_165' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_166' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_167' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_168' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_169' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_170' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_171' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_172' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_173' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_174' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_175' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_176' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN4' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN5' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN6' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN7' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN8' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN9' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN10' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN11' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN12' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN13' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN14' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN15' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN16' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN17' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN18' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN19' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN20' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN21' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN22' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN23' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN24' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN25' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN26' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN27' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN28' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si8' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si7' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si6' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CLOCKING' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shutdown' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si6' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si5' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si3' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si2' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si1' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN2' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN3' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN4' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN5' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN6' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN7' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN8' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN9' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN10' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN11' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN12' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN13' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN14' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN15' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN16' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN17' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN18' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN19' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN20' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN21' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN22' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN23' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN24' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN25' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN26' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN27' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN28' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN29' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN30' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN31' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_54' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_55' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_56' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_57' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_58' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_59' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_60' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_61' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_62' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_63' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_64' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_65' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_66' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_67' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_68' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_69' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_70' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_71' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_72' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_73' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_74' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_75' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_76' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_77' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_78' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_79' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_80' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_81' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_82' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_83' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_84' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_85' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_86' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_87' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_88' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_89' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_90' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_91' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_92' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_93' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_94' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_95' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_96' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_97' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_se_hfs_netlink_98' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN32' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN33' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN34' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN35' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN36' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN37' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN38' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN39' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN40' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN41' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN42' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN43' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN44' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN45' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN46' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN47' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN48' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN49' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN50' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN51' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN52' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN53' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN54' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN55' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN56' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN57' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN58' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN59' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN60' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN61' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN62' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN63' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN64' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN65' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN66' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN67' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN68' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN69' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN70' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN71' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN72' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN73' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN74' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN75' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN76' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN77' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN78' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN79' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN80' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN81' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN82' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN83' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN84' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN85' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN86' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN87' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN88' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN89' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN90' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN91' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN92' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN93' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN94' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si11' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si10' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si9' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si8' is connected to logic 0. 
Warning: In design 'SDRAM_TOP', a pin on submodule 'I_SDRAM_IF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_si7' is connected to logic 0. 
Warning: In design 'BLENDER_1', a pin on submodule 'clk_gate_rem_green_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'BLENDER_0', a pin on submodule 'clk_gate_rem_green_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_DATA_PATH_clk_gate_Oprnd_A_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_DATA_PATH_clk_gate_Oprnd_B_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_DATA_PATH_clk_gate_PSWL_Carry_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_ALU_clk_gate_Lachd_Result_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'CONTEXT_MEM', a pin on submodule 'clk_gate_ram_write_addr_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'CONTEXT_MEM', a pin on submodule 'clk_gate_ram_read_addr_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'PCI_TOP', a pin on submodule 'I_PCI_CORE_clk_gate_pad_out_buf_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'EN' is connected to logic 0. 
Warning: In design 'PCI_TOP', a pin on submodule 'I_PCI_CORE_clk_gate_pad_out_buf_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'SDRAM_IF', a pin on submodule 'clk_gate_mega_shift_1_reg_0_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'EN' is connected to logic 1. 
Warning: In design 'SDRAM_IF', a pin on submodule 'clk_gate_mega_shift_1_reg_0_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'SDRAM_IF', a pin on submodule 'clk_gate_mega_shift_0_reg_0_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'EN' is connected to logic 1. 
Warning: In design 'SDRAM_IF', a pin on submodule 'clk_gate_mega_shift_0_reg_0_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'n1195' is connected to pins 'sys_clk', 'sys_clk_cts_4'', 'sys_clk_cts_6_BAR'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'n466' is connected to pins 'sys_rst_n', 'IN0''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'test_so[4]' is connected to pins 'test_mode', 'IN2'', 'test_si12', 'test_si5', 'test_si3', 'test_si2', 'test_si1', 'test_se', 'test_se_hfs_netlink_3', 'test_se_hfs_netlink_4', 'test_se_hfs_netlink_5', 'test_se_hfs_netlink_6', 'test_se_hfs_netlink_7', 'test_se_hfs_netlink_8', 'test_se_hfs_netlink_9', 'test_se_hfs_netlink_10', 'test_se_hfs_netlink_11', 'test_se_hfs_netlink_12', 'test_se_hfs_netlink_13', 'test_se_hfs_netlink_14', 'test_se_hfs_netlink_15', 'test_se_hfs_netlink_16', 'test_se_hfs_netlink_17', 'test_se_hfs_netlink_18', 'test_se_hfs_netlink_19', 'test_se_hfs_netlink_20', 'test_se_hfs_netlink_21', 'test_se_hfs_netlink_22', 'test_se_hfs_netlink_23', 'test_se_hfs_netlink_24', 'test_se_hfs_netlink_25', 'test_se_hfs_netlink_26', 'test_se_hfs_netlink_27', 'test_se_hfs_netlink_28', 'test_se_hfs_netlink_29', 'test_se_hfs_netlink_30', 'test_se_hfs_netlink_31', 'test_se_hfs_netlink_32', 'test_se_hfs_netlink_33', 'test_se_hfs_netlink_34', 'test_se_hfs_netlink_35', 'test_se_hfs_netlink_36', 'test_se_hfs_netlink_37', 'test_se_hfs_netlink_38', 'test_se_hfs_netlink_39', 'test_se_hfs_netlink_40', 'test_se_hfs_netlink_41', 'test_se_hfs_netlink_42', 'test_se_hfs_netlink_43', 'test_se_hfs_netlink_44', 'test_se_hfs_netlink_45', 'test_se_hfs_netlink_46', 'test_se_hfs_netlink_47', 'test_se_hfs_netlink_48', 'test_se_hfs_netlink_49', 'test_se_hfs_netlink_50', 'test_se_hfs_netlink_51', 'test_se_hfs_netlink_52', 'test_se_hfs_netlink_53', 'IN3', 'IN4', 'IN5', 'IN6', 'IN7', 'IN8', 'IN9', 'IN10', 'IN11', 'IN12', 'IN13', 'IN14', 'IN15', 'IN16', 'IN17', 'IN18', 'IN19', 'IN20', 'IN21', 'IN22', 'IN23', 'IN24', 'IN25', 'IN26', 'IN27', 'IN28', 'IN29', 'IN30', 'IN31', 'IN32', 'IN33', 'IN34', 'IN35', 'IN36', 'test_si18', 'test_si17', 'test_si16', 'test_si15', 'test_si14', 'test_si13'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'n1130' is connected to pins 'test_so7', 'IN39''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'n1140' is connected to pins 'test_so5', 'IN38''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'n1142' is connected to pins 'test_so4', 'IN37''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'test_so[4]' is connected to pins 'IN2', 'IN4'', 'test_se', 'IN12', 'IN13', 'IN15', 'test_se_hfs_netlink_99', 'test_se_hfs_netlink_100', 'test_se_hfs_netlink_101', 'test_se_hfs_netlink_102', 'test_se_hfs_netlink_103', 'test_se_hfs_netlink_104', 'test_se_hfs_netlink_105', 'test_se_hfs_netlink_106', 'test_se_hfs_netlink_107', 'test_se_hfs_netlink_108', 'test_se_hfs_netlink_109', 'test_se_hfs_netlink_110', 'test_se_hfs_netlink_111', 'test_se_hfs_netlink_112', 'test_se_hfs_netlink_113', 'test_se_hfs_netlink_114', 'test_se_hfs_netlink_115', 'IN21', 'IN22', 'IN24', 'IN25', 'IN26', 'IN30', 'IN32', 'IN33', 'IN34', 'IN35', 'IN36', 'IN37', 'IN38', 'IN41', 'IN42', 'IN43', 'IN44', 'IN46', 'IN49', 'IN51', 'IN53', 'test_si39', 'test_si38', 'test_si37', 'test_si36', 'test_si35', 'test_si34', 'test_si33', 'test_si32', 'test_si31', 'test_si30', 'test_si29', 'test_si28', 'test_si27'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n465' is connected to pins 'IN3', 'IN14''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1106' is connected to pins 'test_so20', 'IN31''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1108' is connected to pins 'test_so19', 'IN52''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1110' is connected to pins 'test_so18', 'IN20''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1112' is connected to pins 'test_so17_BAR', 'IN19_BAR''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1114' is connected to pins 'test_so16', 'IN27''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1116' is connected to pins 'test_so15', 'IN54''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1118' is connected to pins 'test_so14', 'IN48''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1124' is connected to pins 'test_so13', 'IN23''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1126' is connected to pins 'test_so12', 'IN17''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1133' is connected to pins 'test_so11', 'IN40''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1135' is connected to pins 'test_so10', 'IN45''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1137' is connected to pins 'test_so9', 'IN18''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1139' is connected to pins 'test_so8', 'IN29''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1141' is connected to pins 'test_so7', 'IN39''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1162' is connected to pins 'test_so3', 'IN47''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1164' is connected to pins 'test_so2', 'IN50''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n1166' is connected to pins 'test_so1', 'IN28''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n465' is connected to pins 'IN2', 'IN20''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n466' is connected to pins 'IN4', 'IN5''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'test_so[4]' is connected to pins 'IN6', 'IN7'', 'IN9', 'test_si22', 'test_se', 'IN17', 'IN18', 'IN21', 'test_se_hfs_netlink_116', 'test_se_hfs_netlink_117', 'test_se_hfs_netlink_118', 'test_se_hfs_netlink_119', 'test_se_hfs_netlink_120', 'test_se_hfs_netlink_121', 'test_se_hfs_netlink_122', 'test_se_hfs_netlink_123', 'test_se_hfs_netlink_124', 'test_se_hfs_netlink_125', 'test_se_hfs_netlink_126', 'test_se_hfs_netlink_127', 'test_se_hfs_netlink_128', 'test_se_hfs_netlink_129', 'test_se_hfs_netlink_130', 'test_se_hfs_netlink_131', 'test_se_hfs_netlink_132', 'test_se_hfs_netlink_133', 'test_se_hfs_netlink_134', 'test_se_hfs_netlink_135', 'test_se_hfs_netlink_136', 'test_se_hfs_netlink_137', 'test_se_hfs_netlink_138', 'test_se_hfs_netlink_139', 'test_se_hfs_netlink_140', 'test_se_hfs_netlink_141', 'test_se_hfs_netlink_142', 'test_se_hfs_netlink_143', 'test_se_hfs_netlink_144', 'test_se_hfs_netlink_145', 'test_se_hfs_netlink_146', 'test_se_hfs_netlink_147', 'test_se_hfs_netlink_148', 'test_se_hfs_netlink_149', 'IN24', 'IN27', 'IN34', 'IN35', 'IN36', 'IN40', 'test_si36', 'test_si35', 'test_si34', 'test_si33', 'test_si32'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1107' is connected to pins 'test_so29', 'IN42''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1109' is connected to pins 'test_so28', 'IN37''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1111' is connected to pins 'test_so27', 'IN38''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1113' is connected to pins 'test_so26', 'IN51''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1115' is connected to pins 'test_so25', 'IN52''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1117' is connected to pins 'test_so24', 'IN29''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1119' is connected to pins 'test_so23', 'IN41''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1125' is connected to pins 'test_so20', 'IN28''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1127' is connected to pins 'test_so19', 'IN53''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1129' is connected to pins 'test_so18', 'IN39''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1134' is connected to pins 'test_so16', 'IN33''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1136' is connected to pins 'test_so15', 'IN43''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1138' is connected to pins 'test_so14', 'IN50''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1145' is connected to pins 'test_so12', 'IN25''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1151' is connected to pins 'test_so11', 'IN31''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1153' is connected to pins 'test_so10', 'IN49''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1154' is connected to pins 'test_so9', 'IN30''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1156' is connected to pins 'test_so8', 'IN32''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1159' is connected to pins 'test_so7', 'IN26''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1160' is connected to pins 'test_so6', 'IN47''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1161' is connected to pins 'test_so5', 'IN46''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1163' is connected to pins 'test_so4', 'IN44''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1165' is connected to pins 'test_so3', 'IN45''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_0'. (LINT-33)
   Net 'n1167' is connected to pins 'test_so2', 'IN48''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_RISC_CORE'. (LINT-33)
   Net 'n467' is connected to pins 'test_si', 'test_se''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_CONTEXT_MEM'. (LINT-33)
   Net 'n1195' is connected to pins 'sys_clk', 'sys_clk_cts_7'', 'sys_clk_cts_8', 'sys_clk_cts_9', 'sys_clk_cts_5_1_BAR'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_CONTEXT_MEM'. (LINT-33)
   Net 'test_so[4]' is connected to pins 'cmd[5]', 'cmd[2]'', 'test_se', 'test_se_hfs_netlink_150', 'test_si12', 'test_si11', 'test_si10', 'test_si9', 'test_si8', 'test_si7', 'test_si6', 'test_si5'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_CONTEXT_MEM'. (LINT-33)
   Net 'n1120' is connected to pins 'test_so4', 'IN3'', 'IN5'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_CONTEXT_MEM'. (LINT-33)
   Net 'n1150' is connected to pins 'test_so3', 'IN1'', 'IN6'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_CONTEXT_MEM'. (LINT-33)
   Net 'n1170' is connected to pins 'test_so2', 'IN0'', 'IN4'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_CONTEXT_MEM'. (LINT-33)
   Net 'n1172' is connected to pins 'test_so1', 'IN2'', 'IN7'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'n1195' is connected to pins 'sys_clk', 'sys_clk_cts_7'', 'sys_clk_cts_9', 'sys_clk_cts_0_1'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'n466' is connected to pins 'sys_rst_n', 'IN8''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'net_blender_op[3]' is connected to pins 'blender_op[3]', 'IN4''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'net_blender_op[2]' is connected to pins 'blender_op[2]', 'IN9''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'net_parser_fifo_write_push' is connected to pins 'fifo_write_push', 'IN2''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'net_parser_risc_Instrn_lo[7]' is connected to pins 'risc_Instrn_lo[7]', 'IN24''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'net_parser_risc_Instrn_lo[5]' is connected to pins 'risc_Instrn_lo[5]', 'IN23''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'net_parser_risc_Instrn_lo[4]' is connected to pins 'risc_Instrn_lo[4]', 'IN18''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'n1210' is connected to pins 'risc_Instrn_lo[0]', 'IN12''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'net_parser_sd_wfifo_push' is connected to pins 'parser_sd_wfifo_push', 'IN15''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'test_so[4]' is connected to pins 'IN0', 'IN5'', 'test_se', 'test_se_hfs_netlink_151', 'test_se_hfs_netlink_152', 'test_se_hfs_netlink_153', 'test_se_hfs_netlink_154', 'test_se_hfs_netlink_155', 'test_se_hfs_netlink_156', 'test_se_hfs_netlink_157', 'test_se_hfs_netlink_158', 'test_se_hfs_netlink_159', 'test_se_hfs_netlink_160', 'test_se_hfs_netlink_161', 'IN10', 'IN11', 'IN20', 'IN22', 'test_si25', 'test_si24', 'test_si23', 'test_si22', 'test_si21', 'test_si20', 'test_si19', 'test_si18', 'test_si17', 'test_si16', 'test_si15', 'test_si14'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'n1157' is connected to pins 'test_so5', 'IN19''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'n1168' is connected to pins 'test_so4', 'IN21''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PCI_TOP'. (LINT-33)
   Net 'n469' is connected to pins 'pclk', 'pclk_cts_7''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PCI_TOP'. (LINT-33)
   Net 'test_so[4]' is connected to pins 'test_mode', 'light_sleep'', 'deep_sleep', 'shutdown', 'test_si5', 'pclk_cts_8', 'test_si1', 'test_se', 'IN2', 'IN3', 'test_se_hfs_netlink_162', 'test_se_hfs_netlink_163', 'test_se_hfs_netlink_164', 'test_se_hfs_netlink_165', 'test_se_hfs_netlink_166', 'test_se_hfs_netlink_167', 'test_se_hfs_netlink_168', 'test_se_hfs_netlink_169', 'test_se_hfs_netlink_170', 'test_se_hfs_netlink_171', 'test_se_hfs_netlink_172', 'test_se_hfs_netlink_173', 'test_se_hfs_netlink_174', 'test_se_hfs_netlink_175', 'test_se_hfs_netlink_176', 'IN4', 'IN5', 'IN6', 'IN7', 'IN8', 'IN9', 'IN10', 'IN11', 'IN12', 'IN13', 'IN14', 'IN15', 'IN16', 'IN17', 'IN18', 'IN19', 'IN20', 'IN21', 'IN22', 'IN23', 'IN24', 'IN25', 'IN26', 'IN27', 'IN28', 'test_si8', 'test_si7', 'test_si6'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PCI_TOP'. (LINT-33)
   Net 'net_parser_fifo_write_full' is connected to pins 'wfifo_full', 'IN1''.
Warning: In design 'SDRAM_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_IF'. (LINT-33)
   Net 'sdram_clk' is connected to pins 'sdram_clk', 'sdram_clk_cts_0'', 'sdram_clk_cts_1', 'sdram_clk_cts_2', 'sdram_clk_cts_3_BAR', 'sdram_clk_cts_4'.
Warning: In design 'SDRAM_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_IF'. (LINT-33)
   Net 'sdram_rst_n' is connected to pins 'sdram_rst_n', 'IN0'', 'IN1', 'IN95', 'IN96', 'IN97'.
Warning: In design 'SDRAM_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_IF'. (LINT-33)
   Net 'n393' is connected to pins 'test_si6', 'test_si5'', 'test_si3', 'test_si2', 'test_si1', 'test_se', 'IN2', 'IN3', 'IN4', 'IN5', 'IN6', 'IN7', 'IN8', 'IN9', 'IN10', 'IN11', 'IN12', 'IN13', 'IN14', 'IN15', 'IN16', 'IN17', 'IN18', 'IN19', 'IN20', 'IN21', 'IN22', 'IN23', 'IN24', 'IN25', 'IN26', 'IN27', 'IN28', 'IN29', 'IN30', 'IN31', 'test_se_hfs_netlink_54', 'test_se_hfs_netlink_55', 'test_se_hfs_netlink_56', 'test_se_hfs_netlink_57', 'test_se_hfs_netlink_58', 'test_se_hfs_netlink_59', 'test_se_hfs_netlink_60', 'test_se_hfs_netlink_61', 'test_se_hfs_netlink_62', 'test_se_hfs_netlink_63', 'test_se_hfs_netlink_64', 'test_se_hfs_netlink_65', 'test_se_hfs_netlink_66', 'test_se_hfs_netlink_67', 'test_se_hfs_netlink_68', 'test_se_hfs_netlink_69', 'test_se_hfs_netlink_70', 'test_se_hfs_netlink_71', 'test_se_hfs_netlink_72', 'test_se_hfs_netlink_73', 'test_se_hfs_netlink_74', 'test_se_hfs_netlink_75', 'test_se_hfs_netlink_76', 'test_se_hfs_netlink_77', 'test_se_hfs_netlink_78', 'test_se_hfs_netlink_79', 'test_se_hfs_netlink_80', 'test_se_hfs_netlink_81', 'test_se_hfs_netlink_82', 'test_se_hfs_netlink_83', 'test_se_hfs_netlink_84', 'test_se_hfs_netlink_85', 'test_se_hfs_netlink_86', 'test_se_hfs_netlink_87', 'test_se_hfs_netlink_88', 'test_se_hfs_netlink_89', 'test_se_hfs_netlink_90', 'test_se_hfs_netlink_91', 'test_se_hfs_netlink_92', 'test_se_hfs_netlink_93', 'test_se_hfs_netlink_94', 'test_se_hfs_netlink_95', 'test_se_hfs_netlink_96', 'test_se_hfs_netlink_97', 'test_se_hfs_netlink_98', 'IN32', 'IN33', 'IN34', 'IN35', 'IN36', 'IN37', 'IN38', 'IN39', 'IN40', 'IN41', 'IN42', 'IN43', 'IN44', 'IN45', 'IN46', 'IN47', 'IN48', 'IN49', 'IN50', 'IN51', 'IN52', 'IN53', 'IN54', 'IN55', 'IN56', 'IN57', 'IN58', 'IN59', 'IN60', 'IN61', 'IN62', 'IN63', 'IN64', 'IN65', 'IN66', 'IN67', 'IN68', 'IN69', 'IN70', 'IN71', 'IN72', 'IN73', 'IN74', 'IN75', 'IN76', 'IN77', 'IN78', 'IN79', 'IN80', 'IN81', 'IN82', 'IN83', 'IN84', 'IN85', 'IN86', 'IN87', 'IN88', 'IN89', 'IN90', 'IN91', 'IN92', 'IN93', 'IN94', 'test_si11', 'test_si10', 'test_si9', 'test_si8', 'test_si7'.
Warning: In design 'ORCA_TOP', output port 'test_so[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pad_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'ppar_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'ppar_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pc_be_out[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pc_be_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pc_be_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pc_be_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pc_be_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pframe_n_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pframe_n_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'ptrdy_n_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'ptrdy_n_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pirdy_n_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pirdy_n_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pdevsel_n_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pdevsel_n_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pstop_n_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pstop_n_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pperr_n_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pperr_n_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pserr_n_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pserr_n_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'preq_n' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', output port 'pack_n' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'PCI_TOP', output port 'rfifo_empty_BAR' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ORCA_TOP', input pin 'risc_PSW[1]' of hierarchical cell 'I_SDRAM_TOP' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'ORCA_TOP', input pin 'risc_PSW[0]' of hierarchical cell 'I_SDRAM_TOP' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'ORCA_TOP', input pin 'clk_enable' of hierarchical cell 'I_BLENDER_1' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'ORCA_TOP', input pin 'clk_enable' of hierarchical cell 'I_BLENDER_0' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'SDRAM_TOP', input pin 'risc_PSW[1]' of hierarchical cell 'I_SDRAM_IF' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'SDRAM_TOP', input pin 'risc_PSW[0]' of hierarchical cell 'I_SDRAM_IF' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'BLENDER_1', input pin 'EN' of hierarchical cell 'clk_gate_rem_green_reg' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'BLENDER_0', input pin 'EN' of hierarchical cell 'clk_gate_rem_green_reg' has no internal loads and is not connected to any nets. (LINT-60)
1
