strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd141f634d0>",
		clk_sens=False,
		fillcolor=gold,
		label="17:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd141f63610>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd141f71650>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd141f66950>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:CA" -> "24:IF"	[cond="[]",
		lineno=None];
	"Leaf_36:AL"	[def_var="['present_state']",
		label="Leaf_36:AL"];
	"Leaf_36:AL" -> "17:AL";
	"43:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fd141bd8390>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="43:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_36:AL" -> "43:AS";
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1422dee50>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141feaf90>",
		fillcolor=cadetblue,
		label="31:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141feaf90>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "31:BS"	[cond="['x']",
		label="!(x)",
		lineno=28];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141feae90>",
		fillcolor=cadetblue,
		label="29:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141feae90>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "29:BS"	[cond="['x']",
		label=x,
		lineno=28];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f86510>",
		fillcolor=cadetblue,
		label="32:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f86510>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_17:AL"	[def_var="['next_state']",
		label="Leaf_17:AL"];
	"32:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd141f66450>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:BL" -> "19:CS"	[cond="[]",
		lineno=None];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f66ad0>",
		fillcolor=cadetblue,
		label="25:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f66ad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:IF" -> "25:BS"	[cond="['x']",
		label="(~x)",
		lineno=24];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f66f50>",
		fillcolor=cadetblue,
		label="27:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f66f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:IF" -> "27:BS"	[cond="['x']",
		label="!((~x))",
		lineno=24];
	"31:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f71450>",
		fillcolor=cadetblue,
		label="21:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f71450>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"23:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f7d610>",
		fillcolor=cadetblue,
		label="23:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141f7d610>]",
		style=filled,
		typ=BlockingSubstitution];
	"23:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"29:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"36:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd141bd8350>",
		clk_sens=True,
		fillcolor=gold,
		label="36:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd141bd8310>",
		fillcolor=turquoise,
		label="37:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"36:AL" -> "37:BL"	[cond="[]",
		lineno=None];
	"25:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd141f71550>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "21:BS"	[cond="['x']",
		label=x,
		lineno=20];
	"20:IF" -> "23:BS"	[cond="['x']",
		label="!(x)",
		lineno=20];
	"38:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd141bd8d90>",
		fillcolor=springgreen,
		label="38:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"39:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd141bd8a50>",
		fillcolor=firebrick,
		label="39:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd141bd8a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"38:IF" -> "39:NS"	[cond="['reset']",
		label=reset,
		lineno=38];
	"41:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd141bd8290>",
		fillcolor=firebrick,
		label="41:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd141bd8290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"38:IF" -> "41:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=38];
	"27:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd141fea1d0>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:CA" -> "32:BS"	[cond="[]",
		lineno=None];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd141f63790>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CA" -> "20:IF"	[cond="[]",
		lineno=None];
	"39:NS" -> "Leaf_36:AL"	[cond="[]",
		lineno=None];
	"41:NS" -> "Leaf_36:AL"	[cond="[]",
		lineno=None];
	"19:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd141f66550>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"19:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "36:AL";
	"37:BL" -> "38:IF"	[cond="[]",
		lineno=None];
}
