

================================================================
== Vitis HLS Report for 'kenel_tutorial_Pipeline_VITIS_LOOP_50_1'
================================================================
* Date:           Thu Apr 13 19:01:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_1  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       73|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|       29|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       29|      109|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_74_p2         |         +|   0|  0|  20|          13|           1|
    |m00_axi_output_buffer_d0  |         +|   0|  0|  39|          32|           1|
    |icmp_ln50_fu_68_p2        |      icmp|   0|  0|  12|          13|          14|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  73|          59|          18|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   13|         26|
    |i_fu_30                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_cast_reg_107           |  13|   0|   64|         51|
    |i_fu_30                  |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  29|   0|   80|         51|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_VITIS_LOOP_50_1|  return value|
|m00_axi_input_buffer_address0   |  out|   13|   ap_memory|                     m00_axi_input_buffer|         array|
|m00_axi_input_buffer_ce0        |  out|    1|   ap_memory|                     m00_axi_input_buffer|         array|
|m00_axi_input_buffer_q0         |   in|   32|   ap_memory|                     m00_axi_input_buffer|         array|
|m00_axi_output_buffer_address0  |  out|   13|   ap_memory|                    m00_axi_output_buffer|         array|
|m00_axi_output_buffer_ce0       |  out|    1|   ap_memory|                    m00_axi_output_buffer|         array|
|m00_axi_output_buffer_we0       |  out|    1|   ap_memory|                    m00_axi_output_buffer|         array|
|m00_axi_output_buffer_d0        |  out|   32|   ap_memory|                    m00_axi_output_buffer|         array|
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [../kenel_tutorial_cmodel.cpp:50]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.64ns)   --->   "%icmp_ln50 = icmp_eq  i13 %i_1, i13 4096" [../kenel_tutorial_cmodel.cpp:50]   --->   Operation 10 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "%add_ln50 = add i13 %i_1, i13 1" [../kenel_tutorial_cmodel.cpp:50]   --->   Operation 12 'add' 'add_ln50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc.split, void %for.end.exitStub" [../kenel_tutorial_cmodel.cpp:50]   --->   Operation 13 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i13 %i_1" [../kenel_tutorial_cmodel.cpp:50]   --->   Operation 14 'zext' 'i_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr i32 %m00_axi_input_buffer, i64 0, i64 %i_cast" [../kenel_tutorial_cmodel.cpp:51]   --->   Operation 15 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.24ns)   --->   "%m00_axi_input_buffer_load = load i13 %m00_axi_input_buffer_addr" [../kenel_tutorial_cmodel.cpp:51]   --->   Operation 16 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln50 = store i13 %add_ln50, i13 %i" [../kenel_tutorial_cmodel.cpp:50]   --->   Operation 17 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../kenel_tutorial_cmodel.cpp:50]   --->   Operation 18 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.24ns)   --->   "%m00_axi_input_buffer_load = load i13 %m00_axi_input_buffer_addr" [../kenel_tutorial_cmodel.cpp:51]   --->   Operation 19 'load' 'm00_axi_input_buffer_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 20 [1/1] (0.88ns)   --->   "%add_ln51 = add i32 %m00_axi_input_buffer_load, i32 1" [../kenel_tutorial_cmodel.cpp:51]   --->   Operation 20 'add' 'add_ln51' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr i32 %m00_axi_output_buffer, i64 0, i64 %i_cast" [../kenel_tutorial_cmodel.cpp:51]   --->   Operation 21 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "%store_ln51 = store i32 %add_ln51, i13 %m00_axi_output_buffer_addr" [../kenel_tutorial_cmodel.cpp:51]   --->   Operation 22 'store' 'store_ln51' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc" [../kenel_tutorial_cmodel.cpp:50]   --->   Operation 23 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m00_axi_input_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m00_axi_output_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 010]
store_ln0                  (store            ) [ 000]
br_ln0                     (br               ) [ 000]
i_1                        (load             ) [ 000]
specpipeline_ln0           (specpipeline     ) [ 000]
icmp_ln50                  (icmp             ) [ 010]
empty                      (speclooptripcount) [ 000]
add_ln50                   (add              ) [ 000]
br_ln50                    (br               ) [ 000]
i_cast                     (zext             ) [ 011]
m00_axi_input_buffer_addr  (getelementptr    ) [ 011]
store_ln50                 (store            ) [ 000]
specloopname_ln50          (specloopname     ) [ 000]
m00_axi_input_buffer_load  (load             ) [ 000]
add_ln51                   (add              ) [ 000]
m00_axi_output_buffer_addr (getelementptr    ) [ 000]
store_ln51                 (store            ) [ 000]
br_ln50                    (br               ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m00_axi_input_buffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi_input_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m00_axi_output_buffer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi_output_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="m00_axi_input_buffer_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="13" slack="0"/>
<pin id="38" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_input_buffer_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="13" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m00_axi_input_buffer_load/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="m00_axi_output_buffer_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="13" slack="1"/>
<pin id="51" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_output_buffer_addr/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="store_ln51_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="13" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="store_ln0_store_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="13" slack="0"/>
<pin id="63" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="i_1_load_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="13" slack="0"/>
<pin id="67" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="icmp_ln50_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="13" slack="0"/>
<pin id="70" dir="0" index="1" bw="13" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln50_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="13" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln50_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="13" slack="0"/>
<pin id="87" dir="0" index="1" bw="13" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln51_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_cast_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="1"/>
<pin id="109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="112" class="1005" name="m00_axi_input_buffer_addr_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="1"/>
<pin id="114" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_input_buffer_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="24" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="24" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="72"><net_src comp="65" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="65" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="65" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="89"><net_src comp="74" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="41" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="90" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="100"><net_src comp="30" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="102"><net_src comp="97" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="103"><net_src comp="97" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="110"><net_src comp="80" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="115"><net_src comp="34" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="41" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m00_axi_output_buffer | {2 }
 - Input state : 
	Port: kenel_tutorial_Pipeline_VITIS_LOOP_50_1 : m00_axi_input_buffer | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln50 : 2
		add_ln50 : 2
		br_ln50 : 3
		i_cast : 2
		m00_axi_input_buffer_addr : 3
		m00_axi_input_buffer_load : 4
		store_ln50 : 3
	State 2
		add_ln51 : 1
		store_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |  add_ln50_fu_74 |    0    |    20   |
|          |  add_ln51_fu_90 |    0    |    39   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln50_fu_68 |    0    |    12   |
|----------|-----------------|---------|---------|
|   zext   |   i_cast_fu_80  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    71   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|          i_cast_reg_107         |   64   |
|             i_reg_97            |   13   |
|m00_axi_input_buffer_addr_reg_112|   13   |
+---------------------------------+--------+
|              Total              |   90   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   90   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   90   |   80   |
+-----------+--------+--------+--------+
