---
title: CPU architecture quant ebook (5th) 
date: 2020-02-10 16:0:0
layout: post
tags: cmos
---

<div style="column-count: 3;">

<div class="textcard">
<img src="/px/chips/quant-arch/book-cover.png" width="95%"><br><br>
</div>

<div class="textcard">
<!-- <a href="/pdfs/cpus-quant/comparchs-ch01.pdf">-->
	<a href="#">Fundamentals (offline)</a><br>
	Classifications, &nbsp; Technology Trends, &nbsp; Power/Energy Trends, &nbsp; 
	Cost Trends, &nbsp; Dependability, &nbsp; Benchmarking, &nbsp; 
	Design Principles, &nbsp; Issues, &nbsp; <br>
</div>


<div class="textcard">
<!-- <a href="/pdfs/cpus-quant/comparchs-ch02.pdf">-->
	<a href="#">Memory Hierarchy Design (offline)</a><br>
	10 Cache Optimization Tactics, &nbsp;
	Technologies, &nbsp;
	Protection, &nbsp;
	Hierarchy Design, &nbsp;
	Cortex-A8 vs Core i7, &nbsp;
	Issues, &nbsp;
</div>


<div class="textcard">
<!-- <a href="/pdfs/cpus-quant/comparchs-ch03.pdf">-->
	<a href="#">Instruction Parallelism (offline)</a><br>
	CPUs: **Instruction** Parallelism</a><br>
	Concepts, &nbsp;
	Compiler Techniques, &nbsp;
	Advanced Branch Prediction, &nbsp;
	Dynamic Scheduling, &nbsp;
	Hardware-based Speculation, &nbsp;
	Tactic: Multiple-Issue, Static Scheduling, &nbsp;
	Tactic: Multiple-Issue, Static Scheduling & Speculation, &nbsp;
	Limitations, &nbsp;
	Multithreading, &nbsp;
	Analysis: Cortex-A8 vs Core i7, &nbsp;
	Issues, &nbsp;
</div>


<div class="textcard">
<!-- <a href="/pdfs/cpus-quant/comparchs-ch04.pdf">-->
	<a href="#">Data Parallelism (offline)</a><br>
	Vector Architectures, &nbsp;
	SIMD Multimedia Instructions, &nbsp;
	Graphics Processing Units, &nbsp;
	Loop-Level Parallelism, &nbsp;
	Analysis: Mobile vs Server GPUs, &nbsp;
	Issues, &nbsp;
</div>


<div class="textcard">
<!--<a href="/pdfs/cpus-quant/comparchs-ch05.pdf">-->
		<a href="#">Thread Parallelism (offline)</a><br>
	Centralized Shared-Memory Designs, &nbsp;
	Symmetric Shared-Memory Performance, &nbsp;
	Distributed Shared-Memory & Directory-Based Coherence, &nbsp;
	Memory Consistency, &nbsp;
	Multicores, &nbsp;
	Issues, &nbsp;
</div>


<div class="textcard">
<!--<a href="/pdfs/cpus-quant/comparchs-ch06.pdf">-->
	<a href="#">Warehouse-Level Scaling (offline)</a><br>
	Workloads, &nbsp;
	Architectures, &nbsp;
	Physical Factors, &nbsp;
	Cloud Computing, &nbsp;
	Google Data Center, &nbsp;
	Issues<br>
</div>


<div class="textcard">
<!--<a href="/pdfs/cpus-quant/comparchs-apxA.pdf">-->
	<a href="#">Instruction Sets (offline)</a><br>
	Classifications, &nbsp;
	Memory Addressing, &nbsp;
	Operands, &nbsp;
	Operations, &nbsp;
	Control Flow, &nbsp;
	Encoding, &nbsp;
	Compilers, &nbsp;
	Example: MIPS, &nbsp;
	Issues, &nbsp;
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-apxB.pdf">
	<a href="#">Memory Hierarchy Review (offline)</a><br>
	Cache Performance, &nbsp;
	Basic Cache Optmizations, &nbsp;
	Virtual Memory, &nbsp;
	Protection, &nbsp;
	Issues, &nbsp;
</div>


<div class="textcard">
<!--<a href="/pdfs/cpus-quant/comparchs-apxC.pdf">-->
	<a href="#">Pipelining (offline)</a><br>
	Hazards, &nbsp;
	Implementation, &nbsp;
	MIPS multicycle ops, &nbsp;
	R4000, &nbsp;
	Issues, &nbsp;
</div>

<div class="textcard">
<!--<a href="/pdfs/cpus-quant/comparchs-indx.pdf">-->
	<a href="#">Index (offline)</a><br>
</div>

</div>

<a href="/cmos">My link library: cmos</a><br>
