###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        67890   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        56519   # Number of read row buffer hits
num_read_cmds                  =        67890   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        11390   # Number of ACT commands
num_pre_cmds                   =        11377   # Number of PRE commands
num_ondemand_pres              =         1660   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6638651   # Cyles of rank active rank.0
rank_active_cycles.1           =      6154316   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3361349   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3845684   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        61089   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          162   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           18   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           15   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           12   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            6   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6569   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36636   # Read request latency (cycles)
read_latency[40-59]            =        16213   # Read request latency (cycles)
read_latency[60-79]            =         5572   # Read request latency (cycles)
read_latency[80-99]            =         1720   # Read request latency (cycles)
read_latency[100-119]          =         1189   # Read request latency (cycles)
read_latency[120-139]          =          798   # Read request latency (cycles)
read_latency[140-159]          =          494   # Read request latency (cycles)
read_latency[160-179]          =          366   # Read request latency (cycles)
read_latency[180-199]          =          384   # Read request latency (cycles)
read_latency[200-]             =         4518   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.73732e+08   # Read energy
act_energy                     =   3.1163e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.61345e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.84593e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.14252e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.84029e+09   # Active standby energy rank.1
average_read_latency           =      68.9654   # Average read request latency (cycles)
average_interarrival           =      147.271   # Average request interarrival latency (cycles)
total_energy                   =  1.24517e+10   # Total energy (pJ)
average_power                  =      1245.17   # Average power (mW)
average_bandwidth              =     0.579328   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        61857   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        52271   # Number of read row buffer hits
num_read_cmds                  =        61857   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         9600   # Number of ACT commands
num_pre_cmds                   =         9593   # Number of PRE commands
num_ondemand_pres              =          666   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6403790   # Cyles of rank active rank.0
rank_active_cycles.1           =      6344189   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3596210   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3655811   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        55070   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          236   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           60   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           14   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           11   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            5   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6439   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35446   # Read request latency (cycles)
read_latency[40-59]            =        15478   # Read request latency (cycles)
read_latency[60-79]            =         4262   # Read request latency (cycles)
read_latency[80-99]            =         1404   # Read request latency (cycles)
read_latency[100-119]          =          937   # Read request latency (cycles)
read_latency[120-139]          =          653   # Read request latency (cycles)
read_latency[140-159]          =          444   # Read request latency (cycles)
read_latency[160-179]          =          357   # Read request latency (cycles)
read_latency[180-199]          =          357   # Read request latency (cycles)
read_latency[200-]             =         2519   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.49407e+08   # Read energy
act_energy                     =  2.62656e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72618e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75479e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.99596e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.95877e+09   # Active standby energy rank.1
average_read_latency           =      54.0006   # Average read request latency (cycles)
average_interarrival           =      161.634   # Average request interarrival latency (cycles)
total_energy                   =   1.2416e+10   # Total energy (pJ)
average_power                  =       1241.6   # Average power (mW)
average_bandwidth              =     0.527846   # Average bandwidth
