# Building a transposed form FIR and a DDS core to drive the cores will be developed as custom AXI IPs with AXI-Lite and AXI stream interfaces to be controlled by the Zynq PS on the Zynq MPSoC Ultra96 Kit
![image](https://github.com/mohamedtareq24/DSP_course/assets/90535558/1e4f524b-4b5d-49d9-9708-6d31fff69851)
