Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Sun May 17 01:19:52 2015
| Host         : MY-Ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_timing_summary -file ./Tutorial_Created_Data/bft_output/post_synth_timing_summary.rpt
| Design       : bft
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.221        0.000                      0                 9509       -0.069       -0.069                      1                 9509        2.150        0.000                       0                  1660  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
bftClk  {0.000 2.500}        5.000           200.000         
wbClk   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bftClk              0.221        0.000                      0                 7705        0.174        0.000                      0                 7705        2.150        0.000                       0                   843  
wbClk               7.356        0.000                      0                 1803        0.174        0.000                      0                 1803        4.650        0.000                       0                   817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wbClk         bftClk              3.365        0.000                      0                  440        0.056        0.000                      0                  440  
bftClk        wbClk               3.395        0.000                      0                   33       -0.069       -0.069                      1                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 arnd1/transformLoop[0].ct/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[0].ct/xOutStepReg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 6.200 - 5.000 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.749    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     0.842 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=874, unplaced)       0.466     1.308    arnd1/transformLoop[0].ct/wr_clk
                         DSP48E1                                      r  arnd1/transformLoop[0].ct/multOp/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.860     4.168 r  arnd1/transformLoop[0].ct/multOp/P[18]
                         net (fo=1, unplaced)         0.466     4.634    arnd1/transformLoop[0].ct/A[0]
                         DSP48E1                                      r  arnd1/transformLoop[0].ct/xOutStepReg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.674    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     5.757 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=874, unplaced)       0.442     6.200    arnd1/transformLoop[0].ct/wr_clk
                         DSP48E1                                      r  arnd1/transformLoop[0].ct/xOutStepReg_reg/CLK
                         clock pessimism              0.085     6.285    
                         clock uncertainty           -0.035     6.249    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.395     4.854    arnd1/transformLoop[0].ct/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.612ns
    Source Clock Delay      (SCD):    0.348ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.091    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.117 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=874, unplaced)       0.231     0.348    egressLoop[0].egressFifo/buffer_fifo/bftClk_IBUF_BUFG
                         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.448 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/Q
                         net (fo=4, unplaced)         0.231     0.679    egressLoop[0].egressFifo/buffer_fifo/wr_addr[5]
                         RAMB36E1                                     r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.339    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.369 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=874, unplaced)       0.243     0.612    egressLoop[0].egressFifo/buffer_fifo/bftClk_IBUF_BUFG
                         RAMB36E1                                     r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
                         clock pessimism             -0.252     0.360    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.145     0.505    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bftClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bftClk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228                arnd1/transformLoop[0].ct/xOutReg_reg/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.350         2.500       2.150                egressLoop[0].egressFifo/buffer_fifo/infer_fifo.almost_full_reg_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         2.500       2.150                egressLoop[0].egressFifo/buffer_fifo/infer_fifo.almost_full_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        7.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 1.886ns (71.940%)  route 0.736ns (28.060%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 11.215 - 10.000 ) 
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.764    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     0.857 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=816, unplaced)       0.466     1.323    egressLoop[3].egressFifo/buffer_fifo/wbClk_IBUF_BUFG
                         RAMB36E1                                     r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.123 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.466     3.589    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_0[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.632 r  egressLoop[2].egressFifo/buffer_fifo/wbOutputData[0]_i_3/O
                         net (fo=1, unplaced)         0.270     3.902    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_63
                         LUT6 (Prop_lut6_I5_O)        0.043     3.945 r  egressLoop[1].egressFifo/buffer_fifo/wbOutputData[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.945    egressLoop[1].egressFifo_n_32
                         FDRE                                         r  wbOutputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000    10.689    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083    10.772 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=816, unplaced)       0.442    11.215    wbClk_IBUF_BUFG
                         FDRE                                         r  wbOutputData_reg[0]/C
                         clock pessimism              0.085    11.300    
                         clock uncertainty           -0.035    11.264    
                         FDRE (Setup_fdre_C_D)        0.036    11.300    wbOutputData_reg[0]
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  7.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.106    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.132 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=816, unplaced)       0.231     0.363    egressLoop[0].egressFifo/buffer_fifo/rd_clk
                         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.463 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]/Q
                         net (fo=1, unplaced)         0.231     0.694    egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[5]
                         RAMB36E1                                     r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.354    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.384 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=816, unplaced)       0.243     0.627    egressLoop[0].egressFifo/buffer_fifo/rd_clk
                         RAMB36E1                                     r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism             -0.252     0.375    
                         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.145     0.520    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wbClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wbClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161                egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650                demuxState_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650                demuxState_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        3.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.582ns (38.492%)  route 0.930ns (61.508%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 6.200 - 5.000 ) 
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.764    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     0.857 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=816, unplaced)       0.466     1.323    ingressLoop[0].ingressFifo/buffer_fifo/wbClk_IBUF_BUFG
                         FDCE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.223     1.546 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/Q
                         net (fo=4, unplaced)         0.291     1.837    ingressLoop[0].ingressFifo/buffer_fifo/wr_addr[9]
                         LUT2 (Prop_lut2_I0_O)        0.123     1.960 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_4/O
                         net (fo=1, unplaced)         0.000     1.960    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_4_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.153 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg_i_2/CO[3]
                         net (fo=2, unplaced)         0.639     2.792    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
                         LUT4 (Prop_lut4_I3_O)        0.043     2.835 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     2.835    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg0
                         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.674    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     5.757 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=874, unplaced)       0.442     6.200    ingressLoop[0].ingressFifo/buffer_fifo/bftClk_IBUF_BUFG
                         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/C
                         clock pessimism              0.000     6.200    
                         clock uncertainty           -0.035     6.164    
                         FDPE (Setup_fdpe_C_D)        0.036     6.200    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg
  -------------------------------------------------------------------
                         required time                          6.200    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  3.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.443%)  route 0.242ns (59.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.612ns
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.106    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.132 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=816, unplaced)       0.231     0.363    wbClk_IBUF_BUFG
                         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.463 r  ingressFifoWrEn_reg/Q
                         net (fo=32, unplaced)        0.242     0.705    ingressLoop[0].ingressFifo/buffer_fifo/ingressFifoWrEn
                         LUT4 (Prop_lut4_I1_O)        0.064     0.769 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.769    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg0
                         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.339    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.369 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=874, unplaced)       0.243     0.612    ingressLoop[0].ingressFifo/buffer_fifo/bftClk_IBUF_BUFG
                         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/C
                         clock pessimism              0.000     0.612    
                         clock uncertainty            0.035     0.648    
                         FDPE (Hold_fdpe_C_D)         0.065     0.713    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        3.395ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.069ns,  Total Violation       -0.069ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        1.512ns  (logic 0.582ns (38.492%)  route 0.930ns (61.508%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 11.215 - 10.000 ) 
    Source Clock Delay      (SCD):    1.308ns = ( 6.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.749    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     5.842 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=874, unplaced)       0.466     6.308    egressLoop[0].egressFifo/buffer_fifo/bftClk_IBUF_BUFG
                         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.223     6.531 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/Q
                         net (fo=4, unplaced)         0.291     6.822    egressLoop[0].egressFifo/buffer_fifo/wr_addr[9]
                         LUT2 (Prop_lut2_I0_O)        0.123     6.945 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_4__7/O
                         net (fo=1, unplaced)         0.000     6.945    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_4__7_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.138 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg_i_2__7/CO[3]
                         net (fo=2, unplaced)         0.639     7.777    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
                         LUT4 (Prop_lut4_I3_O)        0.043     7.820 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.almost_empty_reg_i_1__7/O
                         net (fo=1, unplaced)         0.000     7.820    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg0
                         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000    10.689    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083    10.772 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=816, unplaced)       0.442    11.215    egressLoop[0].egressFifo/buffer_fifo/rd_clk
                         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/C
                         clock pessimism              0.000    11.215    
                         clock uncertainty           -0.035    11.179    
                         FDPE (Setup_fdpe_C_D)        0.036    11.215    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  3.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_reg/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.853%)  route 0.146ns (47.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns
    Source Clock Delay      (SCD):    0.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.091    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.117 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=874, unplaced)       0.231     0.348    egressLoop[7].egressFifo/buffer_fifo/bftClk_IBUF_BUFG
                         FDCE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.448 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/Q
                         net (fo=5, unplaced)         0.146     0.595    egressLoop[6].egressFifo/buffer_fifo/full0_in
                         LUT3 (Prop_lut3_I1_O)        0.064     0.659 r  egressLoop[6].egressFifo/buffer_fifo/error_i_1/O
                         net (fo=1, unplaced)         0.000     0.659    egressLoop[6].egressFifo_n_0
                         FDRE                                         r  error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.354    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.384 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=816, unplaced)       0.243     0.627    wbClk_IBUF_BUFG
                         FDRE                                         r  error_reg/C
                         clock pessimism              0.000     0.627    
                         clock uncertainty            0.035     0.663    
                         FDRE (Hold_fdre_C_D)         0.065     0.728    error_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                 -0.069    





