// Seed: 550339701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_8;
  assign id_8 = id_4;
  assign id_4 = 1 ? 1 & id_5 : 1;
  assign id_7 = id_4 ^ id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_1, id_3, id_5, id_5, id_1, id_3, id_1
  );
  assign id_2[1'b0] = (id_1);
  assign id_3 = id_4;
  notif1 (id_1, id_4, id_5);
endmodule
