{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481240241011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481240241015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 21:37:20 2016 " "Processing started: Thu Dec 08 21:37:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481240241015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481240241015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips32 -c mips32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips32 -c mips32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481240241015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481240241337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481240241337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_data-SYN " "Found design unit 1: mem_data-SYN" {  } { { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481240250064 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481240250064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481240250064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32 " "Found entity 1: mips32" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481240250069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481240250069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayDecoder " "Found entity 1: displayDecoder" {  } { { "displayDecoder.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/displayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481240250073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481240250073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_inst " "Found entity 1: mem_inst" {  } { { "mem_inst.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481240250075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481240250075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips32 " "Elaborating entity \"mips32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481240250313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(214) " "Verilog HDL assignment warning at mips32.v(214): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(220) " "Verilog HDL assignment warning at mips32.v(220): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(226) " "Verilog HDL assignment warning at mips32.v(226): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(232) " "Verilog HDL assignment warning at mips32.v(232): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(238) " "Verilog HDL assignment warning at mips32.v(238): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(1501) " "Verilog HDL assignment warning at mips32.v(1501): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(1528) " "Verilog HDL assignment warning at mips32.v(1528): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(1681) " "Verilog HDL assignment warning at mips32.v(1681): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 1681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(1708) " "Verilog HDL assignment warning at mips32.v(1708): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 1708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(1861) " "Verilog HDL assignment warning at mips32.v(1861): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 1861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(1888) " "Verilog HDL assignment warning at mips32.v(1888): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 1888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(2041) " "Verilog HDL assignment warning at mips32.v(2041): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 2041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250444 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(2068) " "Verilog HDL assignment warning at mips32.v(2068): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 2068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(2221) " "Verilog HDL assignment warning at mips32.v(2221): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 2221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mips32.v(2248) " "Verilog HDL assignment warning at mips32.v(2248): truncated value with size 32 to match size of target (10)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mips32.v(3169) " "Verilog HDL assignment warning at mips32.v(3169): truncated value with size 32 to match size of target (3)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 3169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mips32.v(3170) " "Verilog HDL assignment warning at mips32.v(3170): truncated value with size 32 to match size of target (3)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 3170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mips32.v(3171) " "Verilog HDL assignment warning at mips32.v(3171): truncated value with size 32 to match size of target (3)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 3171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mips32.v(3172) " "Verilog HDL assignment warning at mips32.v(3172): truncated value with size 32 to match size of target (3)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 3172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mips32.v(3173) " "Verilog HDL assignment warning at mips32.v(3173): truncated value with size 32 to match size of target (3)" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 3173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] mips32.v(5) " "Output port \"LEDG\[7..1\]\" at mips32.v(5) has no driver" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR mips32.v(6) " "Output port \"LEDR\" at mips32.v(6) has no driver" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481240250445 "|mips32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_inst mem_inst:mem_i " "Elaborating entity \"mem_inst\" for hierarchy \"mem_inst:mem_i\"" {  } { { "mips32.v" "mem_i" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240250455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_inst:mem_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_inst:mem_i\|altsyncram:altsyncram_component\"" {  } { { "mem_inst.v" "altsyncram_component" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240250501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_inst:mem_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_inst:mem_i\|altsyncram:altsyncram_component\"" {  } { { "mem_inst.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240250508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_inst:mem_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_inst:mem_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mem_inst.mif " "Parameter \"init_file\" = \"../mem_inst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250508 ""}  } { { "mem_inst.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481240250508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmi1 " "Found entity 1: altsyncram_cmi1" {  } { { "db/altsyncram_cmi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_cmi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481240250551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481240250551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cmi1 mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_cmi1:auto_generated " "Elaborating entity \"altsyncram_cmi1\" for hierarchy \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_cmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240250551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data mem_data:mem_d " "Elaborating entity \"mem_data\" for hierarchy \"mem_data:mem_d\"" {  } { { "mips32.v" "mem_d" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240250731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_data:mem_d\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_data:mem_d\|altsyncram:altsyncram_component\"" {  } { { "mem_data.vhd" "altsyncram_component" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240250747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_data:mem_d\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_data:mem_d\|altsyncram:altsyncram_component\"" {  } { { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240250754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_data:mem_d\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_data:mem_d\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_data.mif " "Parameter \"init_file\" = \"mem_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481240250754 ""}  } { { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481240250754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgi1 " "Found entity 1: altsyncram_tgi1" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481240250796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481240250796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgi1 mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated " "Elaborating entity \"altsyncram_tgi1\" for hierarchy \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240250797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayDecoder displayDecoder:DP7 " "Elaborating entity \"displayDecoder\" for hierarchy \"displayDecoder:DP7\"" {  } { { "mips32.v" "DP7" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240250805 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero displayDecoder.v(42) " "Verilog HDL Always Construct warning at displayDecoder.v(42): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayDecoder.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/displayDecoder.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481240250815 "|mips32|displayDecoder:DP7"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[31\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[30\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[29\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[28\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[27\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[26\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[25\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[24\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[23\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[22\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[21\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[20\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[19\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[18\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[17\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[16\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[15\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[14\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[13\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[12\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[11\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[10\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[9\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[8\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[7\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[6\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[5\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[4\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[3\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[2\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[1\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[0\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd" 90 0 0 } } { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240280930 "|mips32|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1481240280930 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1481240280930 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481240289265 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[18\] GND " "Pin \"LEDR\[18\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[19\] GND " "Pin \"LEDR\[19\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[20\] GND " "Pin \"LEDR\[20\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[21\] GND " "Pin \"LEDR\[21\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[22\] GND " "Pin \"LEDR\[22\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[23\] GND " "Pin \"LEDR\[23\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[24\] GND " "Pin \"LEDR\[24\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[25\] GND " "Pin \"LEDR\[25\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[26\] GND " "Pin \"LEDR\[26\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[27\] GND " "Pin \"LEDR\[27\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[28\] GND " "Pin \"LEDR\[28\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[29\] GND " "Pin \"LEDR\[29\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[30\] GND " "Pin \"LEDR\[30\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[31\] GND " "Pin \"LEDR\[31\]\" is stuck at GND" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|LEDR[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481240310263 "|mips32|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481240310263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481240311123 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481240343413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481240344740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481240344740 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240345909 "|mips32|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240345909 "|mips32|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mips32.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481240345909 "|mips32|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481240345909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22084 " "Implemented 22084 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481240345910 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481240345910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21949 " "Implemented 21949 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481240345910 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481240345910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481240345910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1034 " "Peak virtual memory: 1034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481240345998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 21:39:05 2016 " "Processing ended: Thu Dec 08 21:39:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481240345998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481240345998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481240345998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481240345998 ""}
