INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/zynq-user/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_matrix_mult.cpp
   Compiling matrix_mult_test.cpp_pre.cpp.tb.cpp
   Compiling matrix_mult.cpp_pre.cpp.tb.cpp
   Compiling apatb_matrix_mult_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test passed!
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/zynq-user/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matrix_mult_top glbl -Oenable_linking_all_libraries -prj matrix_mult.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s matrix_mult 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/matrix_mult.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_matrix_mult_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/matrix_mult_flow_control_loop_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'matrix_mult_flow_control_loop_pipe'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/AESL_automem_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/matrix_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'matrix_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/AESL_automem_prod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_prod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/AESL_automem_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_a'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.matrix_mult_flow_control_loop_pipe [matrix_mult_flow_control_loop_pi...]
Compiling architecture behav of entity xil_defaultlib.matrix_mult [matrix_mult_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_a [aesl_automem_a_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_b [aesl_automem_b_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_prod [aesl_automem_prod_default]
Compiling architecture behav of entity xil_defaultlib.apatb_matrix_mult_top
Built simulation snapshot matrix_mult

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/xsim.dir/matrix_mult/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 19 17:25:40 2021...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrix_mult/xsim_script.tcl
# xsim {matrix_mult} -autoloadwcfg -tclbatch {matrix_mult.tcl}
Time resolution is 1 ps
source matrix_mult.tcl
## run all
Note: simulation done!
Time: 975 ns  Iteration: 1  Process: /apatb_matrix_mult_top/generate_sim_done_proc  File: /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/matrix_mult.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 975 ns  Iteration: 1  Process: /apatb_matrix_mult_top/generate_sim_done_proc  File: /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3a/matrix_mult_prj/solution1/sim/vhdl/matrix_mult.autotb.vhd
$finish called at time : 975 ns
## quit
INFO: [Common 17-206] Exiting xsim at Sun Sep 19 17:25:52 2021...
Test passed!
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
