

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4'
================================================================
* Date:           Sat Sep 21 02:17:23 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  1524908|  1524908|  10.167 ms|  10.167 ms|  1524825|  1524825|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_108_3_VITIS_LOOP_110_4  |  1524906|  1524906|        92|          5|          1|  304964|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 93


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 93
* Pipeline : 1
  Pipeline-0 : II = 5, D = 93, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 95 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 96 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 97 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%icmp_ln105_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln105"   --->   Operation 99 'read' 'icmp_ln105_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%normal_factor_5_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %normal_factor_5_reload"   --->   Operation 100 'read' 'normal_factor_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 101 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten34"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln81 = store i9 0, i9 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 103 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln80 = store i10 0, i10 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 104 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_113_5.i"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i19 %indvar_flatten34" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 106 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.88ns)   --->   "%icmp_ln108 = icmp_eq  i19 %indvar_flatten34_load, i19 304964" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 108 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.88ns)   --->   "%add_ln108 = add i19 %indvar_flatten34_load, i19 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 109 'add' 'add_ln108' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc53.i55, void %for.inc.i66.preheader.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 110 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%c_load = load i10 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:110->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 111 'load' 'c_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%r_load = load i9 %r"   --->   Operation 112 'load' 'r_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln110 = icmp_eq  i10 %c_load, i10 638" [../EdgedetectBaseline_host/src/edgedetect.cpp:110->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 113 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.40ns)   --->   "%select_ln81 = select i1 %icmp_ln110, i10 0, i10 %c_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 114 'select' 'select_ln81' <Predicate = (!icmp_ln108)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.77ns)   --->   "%indvars_iv_next25_i28100 = add i9 %r_load, i9 1"   --->   Operation 115 'add' 'indvars_iv_next25_i28100' <Predicate = (!icmp_ln108)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.39ns)   --->   "%select_ln108 = select i1 %icmp_ln110, i9 %indvars_iv_next25_i28100, i9 %r_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 116 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %select_ln108, i9 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 117 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl30 = zext i18 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 118 'zext' 'p_shl30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %select_ln108, i7 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 119 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl31 = zext i16 %tmp_29" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 120 'zext' 'p_shl31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.87ns)   --->   "%empty = add i19 %p_shl30, i19 %p_shl31" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 121 'add' 'empty' <Predicate = (!icmp_ln108)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i10 %select_ln81" [../EdgedetectBaseline_host/src/edgedetect.cpp:110->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 122 'zext' 'zext_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i10 %select_ln81" [../EdgedetectBaseline_host/src/edgedetect.cpp:110->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 123 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.88ns)   --->   "%add_ln113 = add i19 %zext_ln110_1, i19 %empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:113->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 124 'add' 'add_ln113' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%add_ln113_cast = zext i19 %add_ln113" [../EdgedetectBaseline_host/src/edgedetect.cpp:113->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 125 'zext' 'add_ln113_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.08ns)   --->   "%empty_36 = add i64 %add_ln113_cast, i64 %output_r_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:113->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 126 'add' 'empty_36' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln117_s = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_36, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 127 'partselect' 'trunc_ln117_s' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i64 %empty_36" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 128 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln121 = add i10 %select_ln81, i10 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 129 'add' 'add_ln121' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.79ns)   --->   "%add_ln121_2 = add i11 %zext_ln110, i11 641" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 130 'add' 'add_ln121_2' <Predicate = (!icmp_ln108)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i11 %add_ln121_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 131 'zext' 'zext_ln121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.88ns)   --->   "%add_ln121_1 = add i19 %zext_ln121, i19 %empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 132 'add' 'add_ln121_1' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln108 = store i19 %add_ln108, i19 %indvar_flatten34" [../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 133 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_2 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln81 = store i9 %select_ln108, i9 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 134 'store' 'store_ln81' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_2 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln80 = store i10 %add_ln121, i10 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 135 'store' 'store_ln80' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln110 = br void %VITIS_LOOP_113_5.i" [../EdgedetectBaseline_host/src/edgedetect.cpp:110->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 136 'br' 'br_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i58 %trunc_ln117_s" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 137 'sext' 'sext_ln117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i512 %gmem, i64 %sext_ln117" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 138 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 139 [71/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 139 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 140 [1/1] (1.08ns)   --->   "%add_ln117 = add i64 %empty_36, i64 2" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 140 'add' 'add_ln117' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln117, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 141 'partselect' 'trunc_ln117_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln117_3 = trunc i64 %add_ln117" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 142 'trunc' 'trunc_ln117_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i19 %add_ln121_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 143 'zext' 'zext_ln121_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (2.56ns)   --->   "%mul_ln121 = mul i39 %zext_ln121_2, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 144 'mul' 'mul_ln121' <Predicate = (!icmp_ln108)> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln121, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 145 'partselect' 'tmp_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 146 [23/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 146 'urem' 'urem_ln121' <Predicate = (!icmp_ln108)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.86>
ST_4 : Operation 147 [70/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 147 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln117_1 = sext i58 %trunc_ln117_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 148 'sext' 'sext_ln117_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i512 %gmem, i64 %sext_ln117_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 149 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 150 [71/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 150 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 151 [1/1] (0.88ns)   --->   "%tmp16 = add i19 %add_ln113, i19 640" [../EdgedetectBaseline_host/src/edgedetect.cpp:113->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 151 'add' 'tmp16' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp16_cast = zext i19 %tmp16" [../EdgedetectBaseline_host/src/edgedetect.cpp:113->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 152 'zext' 'tmp16_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (1.08ns)   --->   "%empty_37 = add i64 %tmp16_cast, i64 %output_r_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:113->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 153 'add' 'empty_37' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_37, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 154 'partselect' 'trunc_ln117_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln117_7 = trunc i64 %empty_37" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 155 'trunc' 'trunc_ln117_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 156 [22/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 156 'urem' 'urem_ln121' <Predicate = (!icmp_ln108)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.86>
ST_5 : Operation 157 [69/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 157 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 158 [70/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 158 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln117_2 = sext i58 %trunc_ln117_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 159 'sext' 'sext_ln117_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln117_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 160 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 161 [71/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 161 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 162 [1/1] (1.08ns)   --->   "%add_ln117_1 = add i64 %empty_37, i64 2" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 162 'add' 'add_ln117_1' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln117_6 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln117_1, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 163 'partselect' 'trunc_ln117_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln117_9 = trunc i64 %add_ln117_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 164 'trunc' 'trunc_ln117_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 165 [21/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 165 'urem' 'urem_ln121' <Predicate = (!icmp_ln108)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 166 [68/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 166 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 167 [69/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 167 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 168 [70/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 168 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln117_3 = sext i58 %trunc_ln117_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 169 'sext' 'sext_ln117_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i512 %gmem, i64 %sext_ln117_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 170 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 171 [71/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 171 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln108)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 172 [1/1] (0.88ns)   --->   "%add_ln117_3 = add i19 %add_ln113, i19 1281" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 172 'add' 'add_ln117_3' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln117_6 = zext i19 %add_ln117_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 173 'zext' 'zext_ln117_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.08ns)   --->   "%add_ln117_2 = add i64 %zext_ln117_6, i64 %output_r_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 174 'add' 'add_ln117_2' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln117_8 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln117_2, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 175 'partselect' 'trunc_ln117_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln117_11 = trunc i64 %add_ln117_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 176 'trunc' 'trunc_ln117_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 177 [20/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 177 'urem' 'urem_ln121' <Predicate = (!icmp_ln108)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 178 [67/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 178 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 179 [68/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 179 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 180 [69/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 180 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 181 [70/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 181 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln117_4 = sext i58 %trunc_ln117_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 182 'sext' 'sext_ln117_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i512 %gmem, i64 %sext_ln117_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 183 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [71/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 184 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 185 [19/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 185 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.86>
ST_8 : Operation 186 [66/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 186 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 187 [67/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 187 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 188 [68/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 188 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 189 [69/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 189 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 190 [70/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 190 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 191 [18/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 191 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.86>
ST_9 : Operation 192 [65/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 192 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 193 [66/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 193 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 194 [67/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 194 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 195 [68/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 195 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 196 [69/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 196 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 197 [17/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 197 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.86>
ST_10 : Operation 198 [64/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 198 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 199 [65/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 199 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 200 [66/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 200 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 201 [67/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 201 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 202 [68/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 202 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 203 [16/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 203 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.86>
ST_11 : Operation 204 [63/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 204 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 205 [64/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 205 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 206 [65/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 206 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 207 [66/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 207 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 208 [67/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 208 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 209 [15/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 209 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.86>
ST_12 : Operation 210 [62/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 210 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 211 [63/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 211 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 212 [64/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 212 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 213 [65/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 213 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 214 [66/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 214 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 215 [14/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 215 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.86>
ST_13 : Operation 216 [61/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 216 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 217 [62/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 217 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 218 [63/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 218 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 219 [64/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 219 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 220 [65/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 220 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 221 [13/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 221 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 222 [60/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 222 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 223 [61/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 223 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [62/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 224 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [63/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 225 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [64/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 226 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 227 [12/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 227 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.86>
ST_15 : Operation 228 [59/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 228 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 229 [60/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 229 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 230 [61/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 230 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 231 [62/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 231 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 232 [63/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 232 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 233 [11/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 233 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 234 [58/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 234 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 235 [59/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 235 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 236 [60/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 236 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 237 [61/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 237 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 238 [62/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 238 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 239 [10/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 239 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.86>
ST_17 : Operation 240 [57/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 240 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 241 [58/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 241 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 242 [59/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 242 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 243 [60/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 243 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 244 [61/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 244 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 245 [9/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 245 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 246 [56/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 246 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 247 [57/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 247 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 248 [58/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 248 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 249 [59/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 249 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 250 [60/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 250 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 251 [8/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 251 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.86>
ST_19 : Operation 252 [55/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 252 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 253 [56/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 253 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 254 [57/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 254 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 255 [58/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 255 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 256 [59/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 256 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 257 [7/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 257 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 258 [54/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 258 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 259 [55/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 259 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 260 [56/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 260 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 261 [57/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 261 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 262 [58/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 262 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 263 [6/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 263 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.86>
ST_21 : Operation 264 [53/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 264 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 265 [54/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 265 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 266 [55/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 266 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 267 [56/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 267 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 268 [57/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 268 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 269 [5/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 269 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.86>
ST_22 : Operation 270 [52/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 270 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 271 [53/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 271 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 272 [54/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 272 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 273 [55/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 273 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 274 [56/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 274 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 275 [4/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 275 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.86>
ST_23 : Operation 276 [51/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 276 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 277 [52/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 277 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 278 [53/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 278 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 279 [54/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 279 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 280 [55/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 280 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 281 [3/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 281 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.86>
ST_24 : Operation 282 [50/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 282 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 283 [51/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 283 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 284 [52/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 284 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 285 [53/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 285 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 286 [54/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 286 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 287 [2/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 287 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.86>
ST_25 : Operation 288 [49/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 288 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 289 [50/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 289 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 290 [51/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 290 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 291 [52/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 291 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 292 [53/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 292 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 293 [1/23] (1.52ns)   --->   "%urem_ln121 = urem i19 %add_ln113, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 293 'urem' 'urem_ln121' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i3 %urem_ln121" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 294 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.73ns)   --->   "%switch_ln121 = switch i3 %trunc_ln121, void %arrayidx49.i51112.case.4, i3 1, void %arrayidx49.i51112.case.0, i3 2, void %arrayidx49.i51112.case.1, i3 3, void %arrayidx49.i51112.case.2, i3 4, void %arrayidx49.i51112.case.3, i3 0, void %arrayidx49.i51112.case.5" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 295 'switch' 'switch_ln121' <Predicate = true> <Delay = 0.73>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 296 [48/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 296 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 297 [49/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 297 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 298 [50/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 298 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 299 [51/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 299 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 300 [52/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 300 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.86>
ST_27 : Operation 301 [47/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 301 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 302 [48/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 302 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 303 [49/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 303 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 304 [50/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 304 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 305 [51/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 305 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.86>
ST_28 : Operation 306 [46/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 306 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 307 [47/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 307 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 308 [48/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 308 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 309 [49/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 309 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 310 [50/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 310 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.86>
ST_29 : Operation 311 [45/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 311 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 312 [46/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 312 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 313 [47/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 313 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 314 [48/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 314 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 315 [49/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 315 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.86>
ST_30 : Operation 316 [44/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 316 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 317 [45/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 317 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 318 [46/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 318 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 319 [47/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 319 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 320 [48/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 320 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.86>
ST_31 : Operation 321 [43/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 321 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 322 [44/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 322 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 323 [45/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 323 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 324 [46/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 324 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 325 [47/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 325 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.86>
ST_32 : Operation 326 [42/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 326 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 327 [43/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 327 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 328 [44/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 328 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 329 [45/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 329 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 330 [46/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 330 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.86>
ST_33 : Operation 331 [41/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 331 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 332 [42/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 332 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 333 [43/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 333 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 334 [44/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 334 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 335 [45/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 335 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.86>
ST_34 : Operation 336 [40/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 336 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 337 [41/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 337 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 338 [42/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 338 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 339 [43/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 339 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 340 [44/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 340 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.86>
ST_35 : Operation 341 [39/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 341 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 342 [40/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 342 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 343 [41/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 343 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 344 [42/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 344 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 345 [43/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 345 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.86>
ST_36 : Operation 346 [38/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 346 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 347 [39/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 347 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 348 [40/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 348 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 349 [41/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 349 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 350 [42/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 350 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.86>
ST_37 : Operation 351 [37/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 351 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 352 [38/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 352 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 353 [39/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 353 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 354 [40/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 354 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 355 [41/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 355 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.86>
ST_38 : Operation 356 [36/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 356 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 357 [37/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 357 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 358 [38/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 358 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 359 [39/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 359 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 360 [40/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 360 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.86>
ST_39 : Operation 361 [35/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 361 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 362 [36/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 362 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 363 [37/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 363 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 364 [38/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 364 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 365 [39/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 365 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.86>
ST_40 : Operation 366 [34/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 366 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 367 [35/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 367 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 368 [36/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 368 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 369 [37/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 369 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 370 [38/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 370 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 371 [33/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 371 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 372 [34/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 372 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 373 [35/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 373 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 374 [36/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 374 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 375 [37/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 375 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 376 [32/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 376 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 377 [33/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 377 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 378 [34/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 378 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 379 [35/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 379 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 380 [36/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 380 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 381 [31/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 381 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 382 [32/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 382 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 383 [33/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 383 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 384 [34/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 384 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 385 [35/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 385 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 386 [30/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 386 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 387 [31/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 387 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 388 [32/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 388 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 389 [33/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 389 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 390 [34/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 390 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 391 [29/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 391 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 392 [30/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 392 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 393 [31/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 393 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 394 [32/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 394 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 395 [33/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 395 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 396 [28/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 396 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 397 [29/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 397 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 398 [30/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 398 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 399 [31/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 399 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 400 [32/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 400 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 401 [27/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 401 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 402 [28/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 402 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 403 [29/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 403 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 404 [30/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 404 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 405 [31/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 405 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 406 [26/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 406 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 407 [27/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 407 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 408 [28/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 408 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 409 [29/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 409 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 410 [30/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 410 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 411 [25/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 411 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 412 [26/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 412 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 413 [27/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 413 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 414 [28/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 414 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 415 [29/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 415 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 416 [24/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 416 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 417 [25/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 417 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 418 [26/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 418 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 419 [27/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 419 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 420 [28/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 420 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 421 [23/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 421 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 422 [24/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 422 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 423 [25/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 423 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 424 [26/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 424 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 425 [27/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 425 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 426 [22/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 426 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 427 [23/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 427 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 428 [24/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 428 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 429 [25/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 429 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 430 [26/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 430 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 431 [21/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 431 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 432 [22/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 432 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 433 [23/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 433 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 434 [24/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 434 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 435 [25/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 435 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 436 [20/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 436 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 437 [21/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 437 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 438 [22/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 438 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 439 [23/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 439 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 440 [24/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 440 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 441 [19/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 441 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 442 [20/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 442 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 443 [21/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 443 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 444 [22/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 444 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 445 [23/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 445 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 446 [18/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 446 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 447 [19/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 447 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 448 [20/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 448 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 449 [21/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 449 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 450 [22/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 450 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 451 [17/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 451 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 452 [18/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 452 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 453 [19/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 453 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 454 [20/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 454 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 455 [21/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 455 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 456 [16/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 456 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 457 [17/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 457 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 458 [18/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 458 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 459 [19/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 459 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 460 [20/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 460 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 461 [15/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 461 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 462 [16/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 462 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 463 [17/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 463 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 464 [18/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 464 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 465 [19/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 465 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 466 [14/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 466 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 467 [15/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 467 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 468 [16/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 468 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 469 [17/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 469 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 470 [18/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 470 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 471 [13/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 471 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 472 [14/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 472 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 473 [15/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 473 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 474 [16/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 474 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 475 [17/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 475 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 476 [12/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 476 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 477 [13/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 477 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 478 [14/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 478 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 479 [15/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 479 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 480 [16/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 480 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 481 [11/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 481 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 482 [12/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 482 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 483 [13/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 483 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 484 [14/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 484 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 485 [15/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 485 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 486 [10/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 486 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 487 [11/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 487 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 488 [12/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 488 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 489 [13/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 489 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 490 [14/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 490 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 491 [9/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 491 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 492 [10/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 492 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 493 [11/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 493 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 494 [12/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 494 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 495 [13/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 495 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 496 [8/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 496 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 497 [9/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 497 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 498 [10/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 498 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 499 [11/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 499 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 500 [12/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 500 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 501 [7/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 501 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 502 [8/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 502 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 503 [9/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 503 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 504 [10/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 504 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 505 [11/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 505 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 506 [6/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 506 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 507 [7/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 507 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 508 [8/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 508 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 509 [9/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 509 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 510 [10/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 510 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 511 [5/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 511 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 512 [6/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 512 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 513 [7/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 513 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 514 [8/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 514 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 515 [9/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 515 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 516 [4/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 516 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 517 [5/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 517 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 518 [6/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 518 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 519 [7/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 519 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 520 [8/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 520 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.86>
ST_71 : Operation 521 [3/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 521 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 522 [4/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 522 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 523 [5/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 523 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 524 [6/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 524 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 525 [7/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 525 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 526 [2/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 526 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 527 [3/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 527 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 528 [4/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 528 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 529 [5/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 529 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 530 [6/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 530 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.86>
ST_73 : Operation 531 [1/71] (4.86ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 531 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 532 [2/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 532 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 533 [3/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 533 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 534 [4/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 534 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 535 [5/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 535 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 4.86>
ST_74 : Operation 536 [1/1] (4.86ns)   --->   "%gmem_addr_4_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 536 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 537 [1/71] (4.86ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 537 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 538 [2/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 538 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 539 [3/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 539 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 540 [4/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 540 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 4.86>
ST_75 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln117, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 541 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i9 %shl_ln2" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 542 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 543 [1/1] (1.88ns)   --->   "%lshr_ln117 = lshr i512 %gmem_addr_4_read, i512 %zext_ln117" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 543 'lshr' 'lshr_ln117' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i512 %lshr_ln117" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 544 'trunc' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 545 [1/1] (4.86ns)   --->   "%gmem_addr_5_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 545 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 546 [1/71] (4.86ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 546 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 547 [2/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 547 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 548 [3/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 548 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 4.86>
ST_76 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i8 %trunc_ln117_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 549 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln117_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln117_3, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 550 'bitconcatenate' 'shl_ln117_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i9 %shl_ln117_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 551 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 552 [1/1] (1.88ns)   --->   "%lshr_ln117_1 = lshr i512 %gmem_addr_5_read, i512 %zext_ln117_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 552 'lshr' 'lshr_ln117_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln117_5 = trunc i512 %lshr_ln117_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 553 'trunc' 'trunc_ln117_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln117_3_cast = zext i8 %trunc_ln117_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 554 'zext' 'trunc_ln117_3_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 555 [1/1] (4.86ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 555 'read' 'gmem_addr_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 556 [1/71] (4.86ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 556 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 557 [2/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 557 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 558 [1/1] (0.76ns)   --->   "%sub_ln117 = sub i9 %trunc_ln117_3_cast, i9 %zext_ln117_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 558 'sub' 'sub_ln117' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.86>
ST_77 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln117_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln117_7, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 559 'bitconcatenate' 'shl_ln117_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i9 %shl_ln117_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 560 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 561 [1/1] (1.88ns)   --->   "%lshr_ln117_2 = lshr i512 %gmem_addr_read, i512 %zext_ln117_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 561 'lshr' 'lshr_ln117_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 562 [1/1] (4.86ns)   --->   "%gmem_addr_6_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 562 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 563 [1/71] (4.86ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 563 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln117_13 = trunc i512 %lshr_ln117_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 564 'trunc' 'trunc_ln117_13' <Predicate = true> <Delay = 0.00>

State 78 <SV = 77> <Delay = 4.86>
ST_78 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln117_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln117_9, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 565 'bitconcatenate' 'shl_ln117_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln117_4 = zext i9 %shl_ln117_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 566 'zext' 'zext_ln117_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 567 [1/1] (1.88ns)   --->   "%lshr_ln117_3 = lshr i512 %gmem_addr_6_read, i512 %zext_ln117_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 567 'lshr' 'lshr_ln117_3' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln117_10 = trunc i512 %lshr_ln117_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 568 'trunc' 'trunc_ln117_10' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 569 [1/1] (4.86ns)   --->   "%gmem_addr_7_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 569 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 4.80>
ST_79 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln117_5 = zext i8 %trunc_ln117_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 570 'zext' 'zext_ln117_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln117_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln117_11, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 571 'bitconcatenate' 'shl_ln117_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln117_7 = zext i9 %shl_ln117_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 572 'zext' 'zext_ln117_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 573 [1/1] (1.88ns)   --->   "%lshr_ln117_4 = lshr i512 %gmem_addr_7_read, i512 %zext_ln117_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 573 'lshr' 'lshr_ln117_4' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln117_12 = trunc i512 %lshr_ln117_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 574 'trunc' 'trunc_ln117_12' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln117_8 = zext i8 %trunc_ln117_12" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 575 'zext' 'zext_ln117_8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln117_13, i1 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 576 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln117_9 = zext i9 %tmp_30" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 577 'zext' 'zext_ln117_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 578 [1/1] (0.77ns)   --->   "%sub_ln117_1 = sub i10 0, i10 %zext_ln117_9" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 578 'sub' 'sub_ln117_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln117_5 = sext i10 %sub_ln117_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 579 'sext' 'sext_ln117_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln117_6 = sext i9 %sub_ln117" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 580 'sext' 'sext_ln117_6' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_4 = add i11 %sext_ln117_6, i11 %sext_ln117_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 581 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 582 [1/1] (0.76ns)   --->   "%add_ln117_5 = add i9 %zext_ln117_5, i9 %zext_ln117_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 582 'add' 'add_ln117_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln117_10 = zext i9 %add_ln117_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 583 'zext' 'zext_ln117_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 584 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%sum = add i11 %zext_ln117_10, i11 %add_ln117_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 584 'add' 'sum' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 585 [1/1] (0.41ns)   --->   "%select_ln120 = select i1 %icmp_ln105_read, i5 1, i5 %normal_factor_5_reload_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 585 'select' 'select_ln120' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i5 %select_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 586 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 587 [15/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 587 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 588 [1/1] (0.00ns)   --->   "%Ny = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln120, i8 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 588 'bitconcatenate' 'Ny' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i13 %Ny" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 589 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i11 %sum" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 590 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 591 [1/1] (0.82ns)   --->   "%icmp_ln120 = icmp_slt  i14 %sext_ln120, i14 %zext_ln120_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 591 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.23>
ST_80 : Operation 592 [14/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 592 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.23>
ST_81 : Operation 593 [13/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 593 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.23>
ST_82 : Operation 594 [12/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 594 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.23>
ST_83 : Operation 595 [11/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 595 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.23>
ST_84 : Operation 596 [10/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 596 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.23>
ST_85 : Operation 597 [9/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 597 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.23>
ST_86 : Operation 598 [8/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 598 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.23>
ST_87 : Operation 599 [7/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 599 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.23>
ST_88 : Operation 600 [6/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 600 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 631 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 631 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.42>

State 89 <SV = 88> <Delay = 1.23>
ST_89 : Operation 601 [5/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 601 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.23>
ST_90 : Operation 602 [4/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 602 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.23>
ST_91 : Operation 603 [3/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 603 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.23>
ST_92 : Operation 604 [2/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 604 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.86>
ST_93 : Operation 605 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_108_3_VITIS_LOOP_110_4_str"   --->   Operation 605 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 606 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 304964, i64 304964, i64 304964"   --->   Operation 606 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 607 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 607 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 608 [1/15] (1.23ns)   --->   "%sdiv_ln120 = sdiv i11 %sum, i11 %zext_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 608 'sdiv' 'sdiv_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node pixel)   --->   "%xor_ln120 = xor i1 %icmp_ln120, i1 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 609 'xor' 'xor_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node pixel)   --->   "%trunc_ln120 = trunc i8 %sdiv_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 610 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 611 [1/1] (0.39ns) (out node of the LUT)   --->   "%pixel = select i1 %xor_ln120, i8 255, i8 %trunc_ln120" [../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 611 'select' 'pixel' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i17 %tmp_31" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 612 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 613 [1/1] (0.00ns)   --->   "%image_gray_addr = getelementptr i8 %image_gray, i64 0, i64 %zext_ln121_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 613 'getelementptr' 'image_gray_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 614 [1/1] (0.00ns)   --->   "%image_gray_1_addr = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln121_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 614 'getelementptr' 'image_gray_1_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 615 [1/1] (0.00ns)   --->   "%image_gray_2_addr = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln121_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 615 'getelementptr' 'image_gray_2_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 616 [1/1] (0.00ns)   --->   "%image_gray_3_addr = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln121_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 616 'getelementptr' 'image_gray_3_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 617 [1/1] (0.00ns)   --->   "%image_gray_4_addr = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln121_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 617 'getelementptr' 'image_gray_4_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 618 [1/1] (0.00ns)   --->   "%image_gray_5_addr = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln121_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 618 'getelementptr' 'image_gray_5_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 619 [1/1] (1.23ns)   --->   "%store_ln121 = store i8 %pixel, i16 %image_gray_5_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 619 'store' 'store_ln121' <Predicate = (trunc_ln121 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_93 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx49.i51112.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 620 'br' 'br_ln121' <Predicate = (trunc_ln121 == 0)> <Delay = 0.00>
ST_93 : Operation 621 [1/1] (1.23ns)   --->   "%store_ln121 = store i8 %pixel, i16 %image_gray_3_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 621 'store' 'store_ln121' <Predicate = (trunc_ln121 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_93 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx49.i51112.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 622 'br' 'br_ln121' <Predicate = (trunc_ln121 == 4)> <Delay = 0.00>
ST_93 : Operation 623 [1/1] (1.23ns)   --->   "%store_ln121 = store i8 %pixel, i16 %image_gray_2_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 623 'store' 'store_ln121' <Predicate = (trunc_ln121 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_93 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx49.i51112.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 624 'br' 'br_ln121' <Predicate = (trunc_ln121 == 3)> <Delay = 0.00>
ST_93 : Operation 625 [1/1] (1.23ns)   --->   "%store_ln121 = store i8 %pixel, i16 %image_gray_1_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 625 'store' 'store_ln121' <Predicate = (trunc_ln121 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_93 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx49.i51112.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 626 'br' 'br_ln121' <Predicate = (trunc_ln121 == 2)> <Delay = 0.00>
ST_93 : Operation 627 [1/1] (1.23ns)   --->   "%store_ln121 = store i8 %pixel, i16 %image_gray_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 627 'store' 'store_ln121' <Predicate = (trunc_ln121 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_93 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx49.i51112.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 628 'br' 'br_ln121' <Predicate = (trunc_ln121 == 1)> <Delay = 0.00>
ST_93 : Operation 629 [1/1] (1.23ns)   --->   "%store_ln121 = store i8 %pixel, i16 %image_gray_4_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 629 'store' 'store_ln121' <Predicate = (trunc_ln121 != 1 & trunc_ln121 != 2 & trunc_ln121 != 3 & trunc_ln121 != 4 & trunc_ln121 != 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_93 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx49.i51112.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 630 'br' 'br_ln121' <Predicate = (trunc_ln121 != 1 & trunc_ln121 != 2 & trunc_ln121 != 3 & trunc_ln121 != 4 & trunc_ln121 != 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 19 bit ('indvar_flatten34') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten34' [18]  (0.427 ns)

 <State 2>: 4.027ns
The critical path consists of the following:
	'load' operation 10 bit ('c_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:110->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on local variable 'c', ../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:205 [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln110', ../EdgedetectBaseline_host/src/edgedetect.cpp:110->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [33]  (0.787 ns)
	'select' operation 9 bit ('select_ln108', ../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [36]  (0.398 ns)
	'add' operation 19 bit ('empty', ../EdgedetectBaseline_host/src/edgedetect.cpp:108->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [41]  (0.873 ns)
	'add' operation 19 bit ('add_ln113', ../EdgedetectBaseline_host/src/edgedetect.cpp:113->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [45]  (0.884 ns)
	'add' operation 64 bit ('empty_36', ../EdgedetectBaseline_host/src/edgedetect.cpp:113->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [47]  (1.085 ns)

 <State 3>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr_4', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [50]  (0.000 ns)
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 4>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 5>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 6>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 7>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 8>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 9>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 10>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 11>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 12>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 13>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 14>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 15>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 16>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 17>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 18>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 19>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 20>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 21>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 22>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 23>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 24>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 25>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 26>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 27>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 28>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 29>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 30>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 31>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 32>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 33>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 34>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 35>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 36>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 37>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 38>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 39>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 40>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 41>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 42>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 43>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 44>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 45>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 46>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 47>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 48>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 49>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 50>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 51>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 52>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 53>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 54>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 55>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 56>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 57>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 58>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 59>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 60>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 61>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 62>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 63>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 64>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 65>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 66>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 67>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 68>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 69>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 70>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 71>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 72>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 73>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [51]  (4.867 ns)

 <State 74>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [52]  (4.867 ns)

 <State 75>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [64]  (4.867 ns)

 <State 76>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [78]  (4.867 ns)

 <State 77>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [88]  (4.867 ns)

 <State 78>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [102]  (4.867 ns)

 <State 79>: 4.801ns
The critical path consists of the following:
	'lshr' operation 512 bit ('lshr_ln117_4', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [106]  (1.887 ns)
	'add' operation 9 bit ('add_ln117_5', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [117]  (0.765 ns)
	'add' operation 11 bit ('sum', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [119]  (0.914 ns)
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 80>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 81>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 82>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 83>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 84>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 85>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 86>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 87>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 88>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 89>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 90>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 91>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 92>: 1.234ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)

 <State 93>: 2.864ns
The critical path consists of the following:
	'sdiv' operation 8 bit ('sdiv_ln120', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [122]  (1.234 ns)
	'select' operation 8 bit ('pixel', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [129]  (0.393 ns)
	'store' operation 0 bit ('store_ln121', ../EdgedetectBaseline_host/src/edgedetect.cpp:121->../EdgedetectBaseline_host/src/edgedetect.cpp:205) of variable 'pixel', ../EdgedetectBaseline_host/src/edgedetect.cpp:120->../EdgedetectBaseline_host/src/edgedetect.cpp:205 on array 'image_gray_5' [148]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
