// Seed: 3620518739
module module_0 (
    output supply0 id_0,
    output wire id_1,
    input wor id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri0 id_5
    , id_11,
    input wire id_6,
    input wor id_7,
    output supply0 id_8,
    output supply1 id_9
);
  wire id_12;
  assign module_1.type_1 = 0;
  wire id_13;
  assign id_9 = 1'b0;
  wire id_14;
  tri  id_15;
  assign id_15 = 1 ? id_4 - 1 : id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri id_3,
    output wor id_4,
    input supply0 id_5,
    output supply0 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4,
      id_5,
      id_5,
      id_6,
      id_6
  );
  assign id_2 = 1;
endmodule
