

================================================================
== Vivado HLS Report for 'net_AXIvideo2Mat_32_28_28_4096_s'
================================================================
* Date:           Mon Sep  5 13:30:27 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        PipeNet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  899|  899|  899|  899|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |    0|    0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  896|  896|        32|          -|          -|    28|    no    |
        | + loop_width          |   28|   28|         2|          1|          1|    28|    yes   |
        | + loop_wait_for_eol   |    0|    0|         1|          1|          1|     0|    yes   |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
5 --> 
	7  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	5  / true
7 --> 
	8  / (eol_2)
	7  / (!eol_2)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_13 [1/1] 0.00ns
:4  br label %.preheader188


 <State 2>: 0.00ns
ST_2: stg_14 [1/1] 0.00ns
.preheader188:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1818) nounwind

ST_2: tmp [1/1] 0.00ns
.preheader188:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1818)

ST_2: stg_16 [1/1] 0.00ns
.preheader188:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: stg_17 [1/1] 0.00ns
.preheader188:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: empty [1/1] 0.00ns
.preheader188:4  %empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
.preheader188:5  %tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
.preheader188:6  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
.preheader188:7  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4

ST_2: empty_40 [1/1] 0.00ns
.preheader188:8  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1818, i32 %tmp)

ST_2: stg_23 [1/1] 0.00ns
.preheader188:9  br i1 %tmp_user_V, label %.preheader187.preheader, label %.preheader188


 <State 3>: 1.57ns
ST_3: sof_1 [1/1] 0.00ns
.preheader187.preheader:0  %sof_1 = alloca i1

ST_3: stg_25 [1/1] 1.57ns
.preheader187.preheader:1  store i1 true, i1* %sof_1

ST_3: stg_26 [1/1] 1.57ns
.preheader187.preheader:2  br label %.preheader187


 <State 4>: 3.28ns
ST_4: axi_last_V1 [1/1] 0.00ns
.preheader187:0  %axi_last_V1 = phi i1 [ %axi_last_V_3, %6 ], [ %tmp_last_V, %.preheader187.preheader ]

ST_4: axi_data_V1 [1/1] 0.00ns
.preheader187:1  %axi_data_V1 = phi i32 [ %axi_data_V_3, %6 ], [ %tmp_data_V, %.preheader187.preheader ]

ST_4: p_s [1/1] 0.00ns
.preheader187:2  %p_s = phi i5 [ %i_V, %6 ], [ 0, %.preheader187.preheader ]

ST_4: exitcond2 [1/1] 1.91ns
.preheader187:3  %exitcond2 = icmp eq i5 %p_s, -4

ST_4: stg_31 [1/1] 0.00ns
.preheader187:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_4: i_V [1/1] 1.72ns
.preheader187:5  %i_V = add i5 %p_s, 1

ST_4: stg_33 [1/1] 0.00ns
.preheader187:6  br i1 %exitcond2, label %7, label %1

ST_4: stg_34 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_4: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_4: stg_36 [1/1] 1.57ns
:2  br label %2

ST_4: stg_37 [1/1] 0.00ns
:0  ret void


 <State 5>: 3.48ns
ST_5: eol_1 [1/1] 0.00ns
:0  %eol_1 = phi i1 [ %axi_last_V1, %1 ], [ %axi_last_V_2, %._crit_edge ]

ST_5: axi_data_V_1 [1/1] 0.00ns
:1  %axi_data_V_1 = phi i32 [ %axi_data_V1, %1 ], [ %p_Val2_s, %._crit_edge ]

ST_5: p_1 [1/1] 0.00ns
:2  %p_1 = phi i5 [ 0, %1 ], [ %j_V, %._crit_edge ]

ST_5: eol [1/1] 0.00ns
:3  %eol = phi i1 [ false, %1 ], [ %axi_last_V_2, %._crit_edge ]

ST_5: exitcond3 [1/1] 1.91ns
:4  %exitcond3 = icmp eq i5 %p_1, -4

ST_5: stg_43 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_5: j_V [1/1] 1.72ns
:6  %j_V = add i5 %p_1, 1

ST_5: stg_45 [1/1] 1.57ns
:7  br i1 %exitcond3, label %.preheader, label %3

ST_5: sof_1_load [1/1] 0.00ns
:0  %sof_1_load = load i1* %sof_1

ST_5: brmerge [1/1] 1.37ns
:4  %brmerge = or i1 %sof_1_load, %eol

ST_5: stg_48 [1/1] 1.57ns
:5  br i1 %brmerge, label %._crit_edge, label %4

ST_5: empty_41 [1/1] 0.00ns
:0  %empty_41 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_41, 0

ST_5: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_41, 4

ST_5: stg_52 [1/1] 1.57ns
:3  br label %._crit_edge

ST_5: axi_last_V_2 [1/1] 0.00ns
._crit_edge:0  %axi_last_V_2 = phi i1 [ %tmp_last_V_1, %4 ], [ %eol_1, %3 ]

ST_5: p_Val2_s [1/1] 0.00ns
._crit_edge:1  %p_Val2_s = phi i32 [ %tmp_data_V_1, %4 ], [ %axi_data_V_1, %3 ]

ST_5: tmp_104 [1/1] 0.00ns
._crit_edge:2  %tmp_104 = trunc i32 %p_Val2_s to i8

ST_5: tmp_4 [1/1] 0.00ns
._crit_edge:3  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 15)

ST_5: tmp_5 [1/1] 0.00ns
._crit_edge:4  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 23)

ST_5: stg_58 [1/1] 1.57ns
._crit_edge:12  store i1 false, i1* %sof_1


 <State 6>: 4.38ns
ST_6: stg_59 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_6: tmp_8 [1/1] 0.00ns
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_6: stg_61 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: tmp_1 [1/1] 0.00ns
._crit_edge:5  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1823)

ST_6: stg_63 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_64 [1/1] 4.38ns
._crit_edge:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp_104)

ST_6: stg_65 [1/1] 4.38ns
._crit_edge:8  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_4)

ST_6: stg_66 [1/1] 4.38ns
._crit_edge:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_5)

ST_6: empty_42 [1/1] 0.00ns
._crit_edge:10  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1823, i32 %tmp_1)

ST_6: empty_43 [1/1] 0.00ns
._crit_edge:11  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_8)

ST_6: stg_69 [1/1] 0.00ns
._crit_edge:13  br label %2


 <State 7>: 0.00ns
ST_7: axi_last_V_3 [1/1] 0.00ns
.preheader:0  %axi_last_V_3 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol_1, %2 ]

ST_7: axi_data_V_3 [1/1] 0.00ns
.preheader:1  %axi_data_V_3 = phi i32 [ %tmp_data_V_2, %5 ], [ %axi_data_V_1, %2 ]

ST_7: eol_2 [1/1] 0.00ns
.preheader:2  %eol_2 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol, %2 ]

ST_7: stg_73 [1/1] 0.00ns
.preheader:3  br i1 %eol_2, label %6, label %5

ST_7: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1822) nounwind

ST_7: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1822)

ST_7: stg_76 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_77 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: empty_44 [1/1] 0.00ns
:4  %empty_44 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_44, 0

ST_7: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_44, 4

ST_7: empty_45 [1/1] 0.00ns
:7  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1822, i32 %tmp_9)

ST_7: stg_82 [1/1] 0.00ns
:8  br label %.preheader


 <State 8>: 0.00ns
ST_8: empty_46 [1/1] 0.00ns
:0  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_s)

ST_8: stg_84 [1/1] 0.00ns
:1  br label %.preheader187



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
