<html>
<head>
<meta charset="UTF-8">
<title>Vl-clkdecl</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-CLKDECL">Click for Vl-clkdecl in the Full Manual</a></h3>

<p>Representation of a (non-global) clocking block declaration.</p><p>This is a product type introduced by <a href="FTY____DEFPROD.html">defprod</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>defaultp — <a href="ACL2____BOOLEANP.html">booleanp</a>
</dt> 
<dd>Was the <span class="v">default</span> keyword provided?</dd> 
 
<dt>name — <span class="tt">maybe-string</span>
</dt> 
<dd>Name of the clocking block, if provided.  Per SystemVerilog-2012 
              14.3, only default clocking blocks can be unnamed.</dd> 
 
<dt>event — <a href="VL____VL-EVATOMLIST.html">vl-evatomlist</a>
</dt> 
<dd>The clocking event expression for this block.  Should always be 
              non-empty and is typically a single edge expression like 
              <span class="v">@(posedge clk)</span>.</dd> 
 
<dt>iskew — <a href="VL____VL-MAYBE-CLKSKEW.html">vl-maybe-clkskew</a>
</dt> 
<dd>Default input clocking skew, if applicable.</dd> 
 
<dt>oskew — <a href="VL____VL-MAYBE-CLKSKEW.html">vl-maybe-clkskew</a>
</dt> 
<dd>Default output clocking skew, if applicable.</dd> 
 
<dt>clkassigns — <a href="VL____VL-CLKASSIGNLIST.html">vl-clkassignlist</a>
</dt> 
<dd>Clocking assignments like <span class="v">input #3 foo</span>.</dd> 
 
<dt>properties — <a href="VL____VL-PROPERTYLIST.html">vl-propertylist</a>
</dt> 
<dd>Any properties declared in this block.</dd> 
 
<dt>sequences — <a href="VL____VL-SEQUENCELIST.html">vl-sequencelist</a>
</dt> 
<dd>Any sequences declared in this block.</dd> 
 
<dt>loc — <a href="VL____VL-LOCATION.html">vl-location</a>
</dt> 
 
<dt>atts — <a href="VL____VL-ATTS.html">vl-atts</a>
</dt> 
 
</dl>
</body>
</html>
