#! /home/vinniny/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555568cd0cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555568cb04c0 .scope module, "PC" "PC" 3 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_pc_next";
    .port_info 3 /OUTPUT 32 "o_pc";
o0x7f38a6b1d018 .functor BUFZ 1, c4<z>; HiZ drive
v0x555568c18990_0 .net "i_clk", 0 0, o0x7f38a6b1d018;  0 drivers
o0x7f38a6b1d048 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555688e3230_0 .net "i_pc_next", 31 0, o0x7f38a6b1d048;  0 drivers
o0x7f38a6b1d078 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555688d3d30_0 .net "i_reset", 0 0, o0x7f38a6b1d078;  0 drivers
v0x5555688cde10_0 .var "o_pc", 31 0;
E_0x555568438ba0/0 .event negedge, v0x5555688d3d30_0;
E_0x555568438ba0/1 .event posedge, v0x555568c18990_0;
E_0x555568438ba0 .event/or E_0x555568438ba0/0, E_0x555568438ba0/1;
S_0x555568cb2ed0 .scope module, "lsu" "lsu" 4 37;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 3 "i_funct3";
    .port_info 3 /INPUT 32 "i_lsu_addr";
    .port_info 4 /INPUT 32 "i_st_data";
    .port_info 5 /INPUT 1 "i_lsu_wren";
    .port_info 6 /OUTPUT 32 "o_ld_data";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "o_io_ledr";
    .port_info 11 /OUTPUT 32 "o_io_ledg";
    .port_info 12 /OUTPUT 7 "o_io_hex0";
    .port_info 13 /OUTPUT 7 "o_io_hex1";
    .port_info 14 /OUTPUT 7 "o_io_hex2";
    .port_info 15 /OUTPUT 7 "o_io_hex3";
    .port_info 16 /OUTPUT 7 "o_io_hex4";
    .port_info 17 /OUTPUT 7 "o_io_hex5";
    .port_info 18 /OUTPUT 7 "o_io_hex6";
    .port_info 19 /OUTPUT 7 "o_io_hex7";
    .port_info 20 /OUTPUT 32 "o_io_lcd";
    .port_info 21 /INPUT 32 "i_io_sw";
P_0x555568cb8940 .param/l "HEXH" 1 4 76, C4<0011>;
P_0x555568cb8980 .param/l "HEXL" 1 4 75, C4<0010>;
P_0x555568cb89c0 .param/l "LCD" 1 4 77, C4<0100>;
P_0x555568cb8a00 .param/l "LEDG" 1 4 74, C4<0001>;
P_0x555568cb8a40 .param/l "LEDR" 1 4 73, C4<0000>;
P_0x555568cb8a80 .param/l "SW" 1 4 78, C4<0000>;
L_0x55556906b4c0 .functor OR 1, L_0x55556906b290, L_0x55556906b3d0, C4<0>, C4<0>;
L_0x7f38a6a72018 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555568f5e680_0 .net/2u *"_ivl_0", 2 0, L_0x7f38a6a72018;  1 drivers
L_0x7f38a6a720a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568f696c0_0 .net/2u *"_ivl_10", 23 0, L_0x7f38a6a720a8;  1 drivers
v0x555568e6e8e0_0 .net *"_ivl_12", 31 0, L_0x55556907b5e0;  1 drivers
v0x555568f25740_0 .net *"_ivl_15", 0 0, L_0x55556907b6d0;  1 drivers
v0x555568ec9190_0 .net *"_ivl_17", 23 0, L_0x55556907b7c0;  1 drivers
v0x555568ed47d0_0 .net *"_ivl_18", 31 0, L_0x55556907b8b0;  1 drivers
v0x555568edfe10_0 .net *"_ivl_2", 0 0, L_0x55556906b290;  1 drivers
L_0x7f38a6a720f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568eeb450_0 .net/2u *"_ivl_22", 15 0, L_0x7f38a6a720f0;  1 drivers
v0x555568ef6a90_0 .net *"_ivl_24", 31 0, L_0x55556907bb70;  1 drivers
v0x555568f020d0_0 .net *"_ivl_27", 0 0, L_0x55556907bcb0;  1 drivers
v0x555568f0d110_0 .net *"_ivl_29", 15 0, L_0x55556907bda0;  1 drivers
v0x555568e582a0_0 .net *"_ivl_30", 31 0, L_0x55556907bef0;  1 drivers
L_0x7f38a6a72060 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55556894a490_0 .net/2u *"_ivl_4", 2 0, L_0x7f38a6a72060;  1 drivers
v0x555568e14320_0 .net *"_ivl_6", 0 0, L_0x55556906b3d0;  1 drivers
v0x555568e1f960_0 .var "b_io_btn", 31 0;
v0x555568e2afa0_0 .net "b_io_hexh", 31 0, v0x555568c35a40_0;  1 drivers
v0x555568e365e0_0 .net "b_io_hexl", 31 0, v0x555568c3d320_0;  1 drivers
v0x555568e41c20_0 .net "b_io_lcd", 31 0, v0x555568c4bb40_0;  1 drivers
v0x555568e4d260_0 .net "b_io_ledg", 31 0, v0x555568fb3060_0;  1 drivers
v0x55556893f450_0 .net "b_io_ledr", 31 0, v0x555568cd0070_0;  1 drivers
v0x555568a64e70_0 .net "b_io_sw", 31 0, v0x555568c4bd60_0;  1 drivers
v0x555568a6feb0_0 .var "dmem_byte_enable", 3 0;
v0x555568906510_0 .net "dmem_read_data", 31 0, L_0x55556907c460;  1 drivers
v0x555568911b50_0 .var "dmem_write_data", 31 0;
v0x55556891d190_0 .net "extended_byte", 31 0, L_0x55556907b9e0;  1 drivers
v0x5555689287d0_0 .net "extended_half", 31 0, L_0x55556907bf90;  1 drivers
v0x555568933e10_0 .net "f_dmem_valid", 0 0, L_0x55556907c700;  1 drivers
v0x555568a59830_0 .net "f_dmem_wren", 0 0, L_0x55556907cd70;  1 drivers
v0x555568b294a0_0 .net "f_io_valid", 0 0, L_0x55556907cc20;  1 drivers
o0x7f38a6b1d2b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x555568b34ae0_0 .net "i_clk", 0 0, o0x7f38a6b1d2b8;  0 drivers
o0x7f38a6b1d708 .functor BUFZ 1, c4<z>; HiZ drive
v0x555568b3fb20_0 .net "i_ctrl_bubble", 0 0, o0x7f38a6b1d708;  0 drivers
o0x7f38a6b1d738 .functor BUFZ 1, c4<z>; HiZ drive
v0x555568a2bf30_0 .net "i_ctrl_kill", 0 0, o0x7f38a6b1d738;  0 drivers
o0x7f38a6b1d768 .functor BUFZ 1, c4<z>; HiZ drive
v0x555568a37570_0 .net "i_ctrl_valid", 0 0, o0x7f38a6b1d768;  0 drivers
o0x7f38a6b1d798 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x555568a42bb0_0 .net "i_funct3", 2 0, o0x7f38a6b1d798;  0 drivers
o0x7f38a6b1d4f8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555568a4e1f0_0 .net "i_io_sw", 31 0, o0x7f38a6b1d4f8;  0 drivers
o0x7f38a6b1d7c8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555568b1de60_0 .net "i_lsu_addr", 31 0, o0x7f38a6b1d7c8;  0 drivers
o0x7f38a6b1d828 .functor BUFZ 1, c4<z>; HiZ drive
v0x555568bd4cc0_0 .net "i_lsu_wren", 0 0, o0x7f38a6b1d828;  0 drivers
o0x7f38a6b1d2e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x555568be0300_0 .net "i_reset", 0 0, o0x7f38a6b1d2e8;  0 drivers
o0x7f38a6b1d858 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555568beb940_0 .net "i_st_data", 31 0, o0x7f38a6b1d858;  0 drivers
v0x555568bf6980_0 .net "is_unsigned", 0 0, L_0x55556906b4c0;  1 drivers
v0x555568afbba0_0 .var "misaligned_access", 0 0;
v0x555568b071e0_0 .net "o_io_hex0", 6 0, L_0x55556907d0b0;  1 drivers
v0x555568b12820_0 .net "o_io_hex1", 6 0, L_0x55556907d1a0;  1 drivers
v0x555568bc9680_0 .net "o_io_hex2", 6 0, L_0x55556907d320;  1 drivers
v0x555568b6d0d0_0 .net "o_io_hex3", 6 0, L_0x55556907d3c0;  1 drivers
v0x555568b78710_0 .net "o_io_hex4", 6 0, L_0x55556907d4b0;  1 drivers
v0x555568b83d50_0 .net "o_io_hex5", 6 0, L_0x55556907d5a0;  1 drivers
v0x555568b8f390_0 .net "o_io_hex6", 6 0, L_0x55556907d720;  1 drivers
v0x555568b9a3d0_0 .net "o_io_hex7", 6 0, L_0x55556907d7c0;  1 drivers
v0x555568bb2a00_0 .net "o_io_lcd", 31 0, L_0x55556907cff0;  1 drivers
v0x555568bbe040_0 .net "o_io_ledg", 31 0, L_0x55556907cf30;  1 drivers
v0x555568b61a90_0 .net "o_io_ledr", 31 0, L_0x55556907cec0;  1 drivers
v0x555568aacc20_0 .net "o_ld_data", 31 0, v0x555568f53040_0;  1 drivers
v0x555568ab8260_0 .var "processed_read_data", 31 0;
v0x555568ac38a0_0 .var "selected_byte", 7 0;
v0x555568aceee0_0 .var "selected_half", 15 0;
E_0x555568438be0/0 .event anyedge, v0x555568afbba0_0, v0x555568c4acc0_0, v0x55556891d190_0, v0x5555689287d0_0;
E_0x555568438be0/1 .event anyedge, v0x555568975b70_0;
E_0x555568438be0 .event/or E_0x555568438be0/0, E_0x555568438be0/1;
E_0x5555683efa00 .event anyedge, v0x555568ce9ef0_0, v0x555568975b70_0;
E_0x555568fc0f60/0 .event anyedge, v0x555568cc7fd0_0, v0x555568ca7dd0_0, v0x555568afbba0_0, v0x555568c4acc0_0;
E_0x555568fc0f60/1 .event anyedge, v0x555568ce9ef0_0;
E_0x555568fc0f60 .event/or E_0x555568fc0f60/0, E_0x555568fc0f60/1;
E_0x555568d63f10 .event anyedge, v0x555568c4acc0_0, v0x555568ce9ef0_0;
L_0x55556906b290 .cmp/eq 3, o0x7f38a6b1d798, L_0x7f38a6a72018;
L_0x55556906b3d0 .cmp/eq 3, o0x7f38a6b1d798, L_0x7f38a6a72060;
L_0x55556907b5e0 .concat [ 8 24 0 0], v0x555568ac38a0_0, L_0x7f38a6a720a8;
L_0x55556907b6d0 .part v0x555568ac38a0_0, 7, 1;
L_0x55556907b7c0 .repeat 24, 24, L_0x55556907b6d0;
L_0x55556907b8b0 .concat [ 8 24 0 0], v0x555568ac38a0_0, L_0x55556907b7c0;
L_0x55556907b9e0 .functor MUXZ 32, L_0x55556907b8b0, L_0x55556907b5e0, L_0x55556906b4c0, C4<>;
L_0x55556907bb70 .concat [ 16 16 0 0], v0x555568aceee0_0, L_0x7f38a6a720f0;
L_0x55556907bcb0 .part v0x555568aceee0_0, 15, 1;
L_0x55556907bda0 .repeat 16, 16, L_0x55556907bcb0;
L_0x55556907bef0 .concat [ 16 16 0 0], v0x555568aceee0_0, L_0x55556907bda0;
L_0x55556907bf90 .functor MUXZ 32, L_0x55556907bef0, L_0x55556907bb70, L_0x55556906b4c0, C4<>;
L_0x55556907c570 .part o0x7f38a6b1d7c8, 0, 16;
S_0x555568f92540 .scope module, "dmem_inst" "dmem" 4 259, 5 7 0, S_0x555568cb2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 4 "wren";
    .port_info 5 /OUTPUT 32 "q";
P_0x555568cddf70 .param/l "DEPTH" 1 5 16, +C4<00000000000000000100000000000000>;
L_0x55556907c460 .functor BUFZ 32, L_0x55556907c1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568909560_0 .net *"_ivl_2", 31 0, L_0x55556907c1e0;  1 drivers
v0x555568c71ee0_0 .net *"_ivl_4", 15 0, L_0x55556907c280;  1 drivers
L_0x7f38a6a72138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568c404f0_0 .net *"_ivl_7", 1 0, L_0x7f38a6a72138;  1 drivers
v0x555568c2e6f0_0 .net "address", 15 0, L_0x55556907c570;  1 drivers
v0x555568c27ea0_0 .net "data", 31 0, v0x555568911b50_0;  1 drivers
v0x555568954420_0 .net "i_clk", 0 0, o0x7f38a6b1d2b8;  alias, 0 drivers
v0x555568951de0_0 .net "i_reset", 0 0, o0x7f38a6b1d2e8;  alias, 0 drivers
v0x555568975950 .array "mem", 16383 0, 31 0;
v0x555568975b70_0 .net "q", 31 0, L_0x55556907c460;  alias, 1 drivers
v0x555568977000_0 .net "word_addr", 13 0, L_0x55556907c140;  1 drivers
v0x555568c3d540_0 .net "wren", 3 0, v0x555568a6feb0_0;  1 drivers
E_0x555568d54240 .event posedge, v0x555568954420_0;
L_0x55556907c140 .part L_0x55556907c570, 2, 14;
L_0x55556907c1e0 .array/port v0x555568975950, L_0x55556907c280;
L_0x55556907c280 .concat [ 14 2 0 0], L_0x55556907c140, L_0x7f38a6a72138;
S_0x555568cad900 .scope begin, "$unm_blk_151" "$unm_blk_151" 5 26, 5 26 0, S_0x555568f92540;
 .timescale 0 0;
v0x555568c7d520_0 .var/i "i", 31 0;
S_0x555568c90c10 .scope module, "u0" "input_buffer" 4 232, 6 6 0, S_0x555568cb2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "b_io_sw";
v0x555568c4bd60_0 .var "b_io_sw", 31 0;
v0x555568c4bf80_0 .net "i_clk", 0 0, o0x7f38a6b1d2b8;  alias, 0 drivers
v0x555568c4ccb0_0 .net "i_io_sw", 31 0, o0x7f38a6b1d4f8;  alias, 0 drivers
v0x555568c4cf10_0 .net "i_reset", 0 0, o0x7f38a6b1d2e8;  alias, 0 drivers
S_0x555568c96c80 .scope module, "u1" "output_buffer" 4 240, 7 7 0, S_0x555568cb2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_st_data";
    .port_info 3 /INPUT 32 "i_io_addr";
    .port_info 4 /INPUT 3 "i_funct3";
    .port_info 5 /INPUT 1 "i_mem_write";
    .port_info 6 /INPUT 1 "i_io_valid";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "b_io_ledr";
    .port_info 11 /OUTPUT 32 "b_io_ledg";
    .port_info 12 /OUTPUT 32 "b_io_hexl";
    .port_info 13 /OUTPUT 32 "b_io_hexh";
    .port_info 14 /OUTPUT 32 "b_io_lcd";
v0x555568c33020_0 .var "addr_offset_comb", 1 0;
v0x555568c35a40_0 .var "b_io_hexh", 31 0;
v0x555568c3d320_0 .var "b_io_hexl", 31 0;
v0x555568c4bb40_0 .var "b_io_lcd", 31 0;
v0x555568fb3060_0 .var "b_io_ledg", 31 0;
v0x555568cd0070_0 .var "b_io_ledr", 31 0;
v0x555568f8b5e0_0 .net "i_clk", 0 0, o0x7f38a6b1d2b8;  alias, 0 drivers
v0x555568c4f650_0 .net "i_ctrl_bubble", 0 0, o0x7f38a6b1d708;  alias, 0 drivers
v0x555568c4fe40_0 .net "i_ctrl_kill", 0 0, o0x7f38a6b1d738;  alias, 0 drivers
v0x555568c4a790_0 .net "i_ctrl_valid", 0 0, o0x7f38a6b1d768;  alias, 0 drivers
v0x555568c4acc0_0 .net "i_funct3", 2 0, o0x7f38a6b1d798;  alias, 0 drivers
v0x555568ce9ef0_0 .net "i_io_addr", 31 0, o0x7f38a6b1d7c8;  alias, 0 drivers
v0x555568fb0190_0 .net "i_io_valid", 0 0, L_0x55556907cc20;  alias, 1 drivers
v0x555568fa1340_0 .net "i_mem_write", 0 0, o0x7f38a6b1d828;  alias, 0 drivers
v0x555568f9aaf0_0 .net "i_reset", 0 0, o0x7f38a6b1d2e8;  alias, 0 drivers
v0x555568cc7fd0_0 .net "i_st_data", 31 0, o0x7f38a6b1d858;  alias, 0 drivers
v0x555568cc5990_0 .var "io_write_enable_comb", 0 0;
v0x555568ce94e0_0 .var "write_data_comb", 31 0;
v0x555568ce9700_0 .var "write_mask_comb", 31 0;
E_0x555568d540f0/0 .event anyedge, v0x555568fa1340_0, v0x555568fb0190_0, v0x555568c4a790_0, v0x555568c4f650_0;
E_0x555568d540f0/1 .event anyedge, v0x555568c4fe40_0, v0x555568ce9ef0_0, v0x555568cc5990_0, v0x555568c4acc0_0;
E_0x555568d540f0/2 .event anyedge, v0x555568c33020_0, v0x555568cc7fd0_0;
E_0x555568d540f0 .event/or E_0x555568d540f0/0, E_0x555568d540f0/1, E_0x555568d540f0/2;
S_0x555568c99840 .scope module, "u2" "input_mux" 4 269, 8 6 0, S_0x555568cb2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x55556907cc20 .functor OR 1, L_0x55556907c890, L_0x55556907caa0, C4<0>, C4<0>;
L_0x55556907cd70 .functor AND 1, o0x7f38a6b1d828, L_0x55556907c700, C4<1>, C4<1>;
v0x555568faff70_0 .net *"_ivl_1", 16 0, L_0x55556907c660;  1 drivers
v0x555568fbe8d0_0 .net *"_ivl_10", 0 0, L_0x55556907c890;  1 drivers
v0x555568fbeaf0_0 .net *"_ivl_13", 15 0, L_0x55556907ca00;  1 drivers
L_0x7f38a6a72210 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x555568fbf5e0_0 .net/2u *"_ivl_14", 15 0, L_0x7f38a6a72210;  1 drivers
v0x555568fbf820_0 .net *"_ivl_16", 0 0, L_0x55556907caa0;  1 drivers
L_0x7f38a6a72180 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568fbfa80_0 .net/2u *"_ivl_2", 16 0, L_0x7f38a6a72180;  1 drivers
v0x555568fa5c70_0 .net *"_ivl_7", 15 0, L_0x55556907c7f0;  1 drivers
L_0x7f38a6a721c8 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568fa8690_0 .net/2u *"_ivl_8", 15 0, L_0x7f38a6a721c8;  1 drivers
v0x555568fbe6b0_0 .net "f_dmem_valid", 0 0, L_0x55556907c700;  alias, 1 drivers
v0x555568ca7dd0_0 .net "f_dmem_wren", 0 0, L_0x55556907cd70;  alias, 1 drivers
v0x555568cb3410_0 .net "f_io_valid", 0 0, L_0x55556907cc20;  alias, 1 drivers
v0x555568cbe450_0 .net "i_lsu_addr", 31 0, o0x7f38a6b1d7c8;  alias, 0 drivers
v0x555568b9c950_0 .net "i_lsu_wren", 0 0, o0x7f38a6b1d828;  alias, 0 drivers
L_0x55556907c660 .part o0x7f38a6b1d7c8, 15, 17;
L_0x55556907c700 .cmp/eq 17, L_0x55556907c660, L_0x7f38a6a72180;
L_0x55556907c7f0 .part o0x7f38a6b1d7c8, 16, 16;
L_0x55556907c890 .cmp/eq 16, L_0x55556907c7f0, L_0x7f38a6a721c8;
L_0x55556907ca00 .part o0x7f38a6b1d7c8, 16, 16;
L_0x55556907caa0 .cmp/eq 16, L_0x55556907ca00, L_0x7f38a6a72210;
S_0x555568c9c250 .scope module, "u3" "output_mux" 4 278, 9 7 0, S_0x555568cb2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "b_io_btn";
    .port_info 2 /INPUT 32 "b_io_sw";
    .port_info 3 /INPUT 32 "b_io_ledr";
    .port_info 4 /INPUT 32 "b_io_ledg";
    .port_info 5 /INPUT 32 "b_io_hexl";
    .port_info 6 /INPUT 32 "b_io_hexh";
    .port_info 7 /INPUT 32 "b_io_lcd";
    .port_info 8 /INPUT 32 "b_dmem_data";
    .port_info 9 /INPUT 1 "f_dmem_valid";
    .port_info 10 /INPUT 1 "f_io_valid";
    .port_info 11 /INPUT 32 "i_ld_addr";
    .port_info 12 /OUTPUT 32 "o_ld_data";
    .port_info 13 /OUTPUT 32 "o_io_ledr";
    .port_info 14 /OUTPUT 32 "o_io_ledg";
    .port_info 15 /OUTPUT 7 "o_io_hex0";
    .port_info 16 /OUTPUT 7 "o_io_hex1";
    .port_info 17 /OUTPUT 7 "o_io_hex2";
    .port_info 18 /OUTPUT 7 "o_io_hex3";
    .port_info 19 /OUTPUT 7 "o_io_hex4";
    .port_info 20 /OUTPUT 7 "o_io_hex5";
    .port_info 21 /OUTPUT 7 "o_io_hex6";
    .port_info 22 /OUTPUT 7 "o_io_hex7";
    .port_info 23 /OUTPUT 32 "o_io_lcd";
L_0x55556907cec0 .functor BUFZ 32, v0x555568cd0070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556907cf30 .functor BUFZ 32, v0x555568fb3060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556907cff0 .functor BUFZ 32, v0x555568c4bb40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568f0f690_0 .net "b_dmem_data", 31 0, v0x555568ab8260_0;  1 drivers
v0x555568fbd300_0 .net "b_io_btn", 31 0, v0x555568e1f960_0;  1 drivers
v0x555568fbd830_0 .net "b_io_hexh", 31 0, v0x555568c35a40_0;  alias, 1 drivers
v0x555568c9c790_0 .net "b_io_hexl", 31 0, v0x555568c3d320_0;  alias, 1 drivers
v0x555568dc0f30_0 .net "b_io_lcd", 31 0, v0x555568c4bb40_0;  alias, 1 drivers
v0x555568dcc570_0 .net "b_io_ledg", 31 0, v0x555568fb3060_0;  alias, 1 drivers
v0x555568dd7bb0_0 .net "b_io_ledr", 31 0, v0x555568cd0070_0;  alias, 1 drivers
v0x555568de2bf0_0 .net "b_io_sw", 31 0, v0x555568c4bd60_0;  alias, 1 drivers
v0x555568c7a4d0_0 .net "f_dmem_valid", 0 0, L_0x55556907c700;  alias, 1 drivers
v0x555568c85b10_0 .net "f_io_valid", 0 0, L_0x55556907cc20;  alias, 1 drivers
v0x555568c91150_0 .net "i_clk", 0 0, o0x7f38a6b1d2b8;  alias, 0 drivers
v0x555568db58f0_0 .net "i_ld_addr", 31 0, o0x7f38a6b1d7c8;  alias, 0 drivers
v0x555568e85560_0 .net "o_io_hex0", 6 0, L_0x55556907d0b0;  alias, 1 drivers
v0x555568e90ba0_0 .net "o_io_hex1", 6 0, L_0x55556907d1a0;  alias, 1 drivers
v0x555568e9c1e0_0 .net "o_io_hex2", 6 0, L_0x55556907d320;  alias, 1 drivers
v0x555568ea7820_0 .net "o_io_hex3", 6 0, L_0x55556907d3c0;  alias, 1 drivers
v0x555568eb2860_0 .net "o_io_hex4", 6 0, L_0x55556907d4b0;  alias, 1 drivers
v0x555568d9ec70_0 .net "o_io_hex5", 6 0, L_0x55556907d5a0;  alias, 1 drivers
v0x555568daa2b0_0 .net "o_io_hex6", 6 0, L_0x55556907d720;  alias, 1 drivers
v0x555568e79f20_0 .net "o_io_hex7", 6 0, L_0x55556907d7c0;  alias, 1 drivers
v0x555568f30d80_0 .net "o_io_lcd", 31 0, L_0x55556907cff0;  alias, 1 drivers
v0x555568f3c3c0_0 .net "o_io_ledg", 31 0, L_0x55556907cf30;  alias, 1 drivers
v0x555568f47a00_0 .net "o_io_ledr", 31 0, L_0x55556907cec0;  alias, 1 drivers
v0x555568f53040_0 .var "o_ld_data", 31 0;
E_0x555568d307f0/0 .event anyedge, v0x555568fbe6b0_0, v0x555568f0f690_0, v0x555568fb0190_0, v0x555568ce9ef0_0;
E_0x555568d307f0/1 .event anyedge, v0x555568c4bd60_0, v0x555568cd0070_0, v0x555568fb3060_0, v0x555568c3d320_0;
E_0x555568d307f0/2 .event anyedge, v0x555568c35a40_0, v0x555568c4bb40_0;
E_0x555568d307f0 .event/or E_0x555568d307f0/0, E_0x555568d307f0/1, E_0x555568d307f0/2;
L_0x55556907d0b0 .part v0x555568c3d320_0, 0, 7;
L_0x55556907d1a0 .part v0x555568c3d320_0, 8, 7;
L_0x55556907d320 .part v0x555568c3d320_0, 16, 7;
L_0x55556907d3c0 .part v0x555568c3d320_0, 24, 7;
L_0x55556907d4b0 .part v0x555568c35a40_0, 0, 7;
L_0x55556907d5a0 .part v0x555568c35a40_0, 8, 7;
L_0x55556907d720 .part v0x555568c35a40_0, 16, 7;
L_0x55556907d7c0 .part v0x555568c35a40_0, 24, 7;
S_0x555568cbb500 .scope module, "mux2_1" "mux2_1" 10 6;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /INPUT 1 "i_sel";
    .port_info 3 /OUTPUT 32 "o_c";
o0x7f38a6b1edb8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555568ada520_0 .net "i_a", 31 0, o0x7f38a6b1edb8;  0 drivers
o0x7f38a6b1ede8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555568ae5560_0 .net "i_b", 31 0, o0x7f38a6b1ede8;  0 drivers
o0x7f38a6b1ee18 .functor BUFZ 1, c4<z>; HiZ drive
v0x555568b56450_0 .net "i_sel", 0 0, o0x7f38a6b1ee18;  0 drivers
v0x555568aa15e0_0 .net "o_c", 31 0, L_0x55556907d900;  1 drivers
L_0x55556907d900 .functor MUXZ 32, o0x7f38a6b1ede8, o0x7f38a6b1edb8, o0x7f38a6b1ee18, C4<>;
S_0x555568cbdf10 .scope module, "tbench" "tbench" 11 5;
 .timescale 0 0;
v0x555568d27610_0 .var "clk", 0 0;
v0x555568d1bde0_0 .net "ctrl", 0 0, L_0x55556911eab0;  1 drivers
v0x555568d1bef0_0 .net "halt", 0 0, L_0x55556911ef10;  1 drivers
v0x555568d19fd0_0 .net "insn_vld", 0 0, L_0x55556911e950;  1 drivers
v0x555568d1a0c0_0 .net "io_hex0", 6 0, L_0x55556911d860;  1 drivers
v0x555568d197e0_0 .net "io_hex1", 6 0, L_0x55556911d990;  1 drivers
v0x555568d19880_0 .net "io_hex2", 6 0, L_0x55556911dac0;  1 drivers
v0x555568d1a800_0 .net "io_hex3", 6 0, L_0x55556911dc80;  1 drivers
v0x555568d1a8a0_0 .net "io_hex4", 6 0, L_0x55556911de40;  1 drivers
v0x555568d17e80_0 .net "io_hex5", 6 0, L_0x55556911df70;  1 drivers
v0x555568d17f40_0 .net "io_hex6", 6 0, L_0x55556911e140;  1 drivers
v0x555568d17690_0 .net "io_hex7", 6 0, L_0x55556911e270;  1 drivers
v0x555568d17750_0 .net "io_lcd", 31 0, L_0x55556911d710;  1 drivers
v0x555568d186b0_0 .net "io_ledg", 31 0, L_0x55556911d610;  1 drivers
v0x555568d18770_0 .net "io_ledr", 31 0, L_0x55556911d510;  1 drivers
L_0x7f38a6a73ba8 .functor BUFT 1, C4<00010010001101000101011001111000>, C4<0>, C4<0>, C4<0>;
v0x555568d16500_0 .net "io_sw", 31 0, L_0x7f38a6a73ba8;  1 drivers
v0x555568d165c0_0 .net "mispred", 0 0, L_0x55556911eb20;  1 drivers
L_0x7f38a6a73b60 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x555568d15de0_0 .net "model_id", 3 0, L_0x7f38a6a73b60;  1 drivers
v0x555568d14770_0 .net "pc_debug", 31 0, L_0x55556911e610;  1 drivers
v0x555568d14810_0 .net "pc_frontend", 31 0, L_0x55556911d4a0;  1 drivers
v0x555568d13f40_0 .var "rstn", 0 0;
S_0x555568ca22c0 .scope module, "driver" "driver" 11 84, 12 1 0, S_0x555568cbdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /OUTPUT 32 "i_io_sw";
v0x555568408980_0 .net "i_clk", 0 0, v0x555568d27610_0;  1 drivers
v0x555568508590_0 .net "i_io_sw", 31 0, L_0x7f38a6a73ba8;  alias, 1 drivers
v0x555568508410_0 .net "i_reset", 0 0, v0x555568d13f40_0;  1 drivers
S_0x555568ca4e80 .scope module, "dut" "pipelined" 11 57, 13 4 0, S_0x555568cbdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "o_io_ledr";
    .port_info 4 /OUTPUT 32 "o_io_ledg";
    .port_info 5 /OUTPUT 7 "o_io_hex0";
    .port_info 6 /OUTPUT 7 "o_io_hex1";
    .port_info 7 /OUTPUT 7 "o_io_hex2";
    .port_info 8 /OUTPUT 7 "o_io_hex3";
    .port_info 9 /OUTPUT 7 "o_io_hex4";
    .port_info 10 /OUTPUT 7 "o_io_hex5";
    .port_info 11 /OUTPUT 7 "o_io_hex6";
    .port_info 12 /OUTPUT 7 "o_io_hex7";
    .port_info 13 /OUTPUT 32 "o_io_lcd";
    .port_info 14 /OUTPUT 32 "o_pc_frontend";
    .port_info 15 /OUTPUT 32 "o_pc_debug";
    .port_info 16 /OUTPUT 1 "o_insn_vld";
    .port_info 17 /OUTPUT 1 "o_ctrl";
    .port_info 18 /OUTPUT 1 "o_mispred";
    .port_info 19 /OUTPUT 1 "o_halt";
    .port_info 20 /OUTPUT 4 "o_model_id";
L_0x555569091f20 .functor OR 1, L_0x55556907db90, v0x555568d2c270_0, C4<0>, C4<0>;
L_0x555569092080 .functor AND 1, L_0x5555690c6a80, L_0x555569091f90, C4<1>, C4<1>;
L_0x555569092230 .functor AND 1, L_0x5555690c70d0, L_0x555569092190, C4<1>, C4<1>;
L_0x555569092680 .functor OR 1, L_0x55556907dcd0, v0x555568d2c270_0, C4<0>, C4<0>;
L_0x7f38a6a72258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555569092810 .functor OR 1, L_0x5555690c6a80, L_0x7f38a6a72258, C4<0>, C4<0>;
L_0x555569092920 .functor AND 1, L_0x555569092810, L_0x555569092880, C4<1>, C4<1>;
L_0x55556911af60 .functor OR 1, v0x555568fa1780_0, v0x555568cbf400_0, C4<0>, C4<0>;
L_0x55556911d4a0 .functor BUFZ 32, L_0x555569091e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556911e610 .functor BUFZ 32, v0x555568c912b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556911e7b0 .functor AND 1, v0x555568c6f3b0_0, L_0x55556911e680, C4<1>, C4<1>;
L_0x55556911e950 .functor AND 1, L_0x55556911e7b0, L_0x55556911e8b0, C4<1>, C4<1>;
L_0x55556911eab0 .functor AND 1, v0x555568c913e0_0, L_0x55556911e9c0, C4<1>, C4<1>;
L_0x55556911eb90 .functor AND 1, v0x555568c913e0_0, v0x555568c6f3b0_0, C4<1>, C4<1>;
L_0x55556911ec00 .functor AND 1, L_0x55556911eb90, v0x555568c6f2f0_0, C4<1>, C4<1>;
L_0x55556911eb20 .functor AND 1, L_0x55556911ec00, L_0x55556911ecc0, C4<1>, C4<1>;
L_0x55556911ef10 .functor BUFZ 1, v0x555568d2c270_0, C4<0>, C4<0>, C4<0>;
v0x555568d5f750_0 .net *"_ivl_15", 0 0, L_0x555569092810;  1 drivers
v0x555568d5f830_0 .net *"_ivl_17", 0 0, L_0x555569092880;  1 drivers
v0x555568d5d940_0 .net *"_ivl_41", 0 0, L_0x55556911e680;  1 drivers
v0x555568d5da00_0 .net *"_ivl_43", 0 0, L_0x55556911e7b0;  1 drivers
v0x555568d5d150_0 .net *"_ivl_45", 0 0, L_0x55556911e8b0;  1 drivers
v0x555568d5d210_0 .net *"_ivl_49", 0 0, L_0x55556911e9c0;  1 drivers
v0x555568d5e170_0 .net *"_ivl_5", 0 0, L_0x555569091f90;  1 drivers
v0x555568d5e230_0 .net *"_ivl_53", 0 0, L_0x55556911eb90;  1 drivers
v0x555568d5b7f0_0 .net *"_ivl_55", 0 0, L_0x55556911ec00;  1 drivers
v0x555568d5b8b0_0 .net *"_ivl_57", 0 0, L_0x55556911ecc0;  1 drivers
v0x555568d5b000_0 .net *"_ivl_9", 0 0, L_0x555569092190;  1 drivers
v0x555568d5b0c0_0 .net "byte_offset", 1 0, L_0x55556911e0a0;  1 drivers
v0x555568d5c020_0 .var "commit_count", 31 0;
v0x555568d5c100_0 .var "cycle_count", 31 0;
v0x555568d59dc0_0 .net "ex_alu_result", 31 0, L_0x55556911ae20;  1 drivers
v0x555568d59e80_0 .net "ex_mem_alu_result", 31 0, v0x555568453a80_0;  1 drivers
v0x555568d59590_0 .net "ex_mem_ctrl_bubble", 0 0, v0x555568453900_0;  1 drivers
v0x555568d59630_0 .net "ex_mem_ctrl_funct3", 2 0, v0x5555688d52a0_0;  1 drivers
v0x555568d57780_0 .net "ex_mem_ctrl_is_control", 0 0, v0x55556841ad10_0;  1 drivers
v0x555568d57820_0 .net "ex_mem_ctrl_kill", 0 0, v0x5555685a64a0_0;  1 drivers
v0x555568d56f90_0 .net "ex_mem_ctrl_mem_read", 0 0, v0x5555685a2b90_0;  1 drivers
v0x555568d57030_0 .net "ex_mem_ctrl_mem_write", 0 0, v0x55556859f480_0;  1 drivers
v0x555568d57fb0_0 .net "ex_mem_ctrl_mispred", 0 0, v0x55556859d340_0;  1 drivers
v0x555568d58050_0 .net "ex_mem_ctrl_valid", 0 0, v0x5555685a9db0_0;  1 drivers
v0x555568d55630_0 .net "ex_mem_ctrl_wb_en", 0 0, v0x555568597b90_0;  1 drivers
v0x555568d556d0_0 .net "ex_mem_pc", 31 0, v0x5555684f3660_0;  1 drivers
v0x555568d54e40_0 .net "ex_mem_rd", 4 0, v0x5555684f78e0_0;  1 drivers
v0x555568d54f00_0 .net "ex_mem_store_data", 31 0, v0x5555684f16e0_0;  1 drivers
v0x555568d55e60_0 .net "ex_store_data", 31 0, L_0x55556911adb0;  1 drivers
v0x555568d55f20_0 .net "fu_forward_a_sel", 1 0, v0x555568967920_0;  1 drivers
v0x555568d53cb0_0 .net "fu_forward_b_sel", 1 0, v0x555568968090_0;  1 drivers
v0x555568d53d70_0 .net "fu_forward_id_a_sel", 1 0, v0x555568968800_0;  1 drivers
v0x555568d53480_0 .net "fu_forward_id_b_sel", 1 0, v0x555568968f70_0;  1 drivers
v0x555568d53590_0 .net "hu_flush_id_ex", 0 0, L_0x55556907dd40;  1 drivers
v0x555568d51f20_0 .net "hu_flush_if_id", 0 0, L_0x7f38a6a72258;  1 drivers
v0x555568d51fc0_0 .net "hu_stall_id", 0 0, L_0x55556907dcd0;  1 drivers
v0x555568d516f0_0 .net "hu_stall_if", 0 0, L_0x55556907db90;  1 drivers
v0x555568d51790_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568d4f8e0_0 .net "i_io_sw", 31 0, L_0x7f38a6a73ba8;  alias, 1 drivers
v0x555568d4f980_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568d4f0f0_0 .net "id_btb_update", 0 0, L_0x5555690c70d0;  1 drivers
v0x555568d4f190_0 .net "id_btb_update_pc", 31 0, L_0x5555690c7200;  1 drivers
v0x555568d50110_0 .net "id_btb_update_target", 31 0, L_0x5555690c7300;  1 drivers
v0x555568d50200_0 .net "id_ctrl_alu_op", 3 0, v0x555568b7e240_0;  1 drivers
v0x555568d4d790_0 .net "id_ctrl_branch", 0 0, L_0x5555690c7b50;  1 drivers
v0x555568d4d830_0 .net "id_ctrl_bubble", 0 0, L_0x5555690c7660;  1 drivers
v0x555568d4cfa0_0 .net "id_ctrl_funct3", 2 0, L_0x5555690c8220;  1 drivers
v0x555568d4d090_0 .net "id_ctrl_jump", 0 0, L_0x5555690c7ea0;  1 drivers
v0x555568d4dfc0_0 .net "id_ctrl_kill", 0 0, L_0x5555690c79a0;  1 drivers
v0x555568d4e0b0_0 .net "id_ctrl_mem_read", 0 0, L_0x5555690c8130;  1 drivers
v0x555568d4bd60_0 .net "id_ctrl_mem_write", 0 0, L_0x5555690aea60;  1 drivers
v0x555568d4be00_0 .net "id_ctrl_mispred", 0 0, L_0x5555690c8070;  1 drivers
v0x555568d4b530_0 .net "id_ctrl_op_a_sel", 1 0, L_0x5555690af680;  1 drivers
v0x555568d4b5d0_0 .net "id_ctrl_op_b_sel", 0 0, L_0x5555690af070;  1 drivers
v0x555568d49720_0 .net "id_ctrl_valid", 0 0, L_0x5555690b1010;  1 drivers
v0x555568d497c0_0 .net "id_ctrl_wb_en", 0 0, L_0x5555690ae950;  1 drivers
v0x555568d48f30_0 .net "id_ex_ctrl_alu_op", 3 0, v0x555568c64120_0;  1 drivers
v0x555568d48fd0_0 .net "id_ex_ctrl_branch", 0 0, v0x555568fa1780_0;  1 drivers
v0x555568d49f50_0 .net "id_ex_ctrl_bubble", 0 0, v0x555568fa28c0_0;  1 drivers
v0x555568d49ff0_0 .net "id_ex_ctrl_funct3", 2 0, v0x555568ccc170_0;  1 drivers
v0x555568d475d0_0 .net "id_ex_ctrl_jump", 0 0, v0x555568cbf400_0;  1 drivers
v0x555568d47670_0 .net "id_ex_ctrl_kill", 0 0, v0x555568cbf4a0_0;  1 drivers
v0x555568d46de0_0 .net "id_ex_ctrl_mem_read", 0 0, v0x55556894b440_0;  1 drivers
v0x555568d46e80_0 .net "id_ex_ctrl_mem_write", 0 0, v0x55556894b4e0_0;  1 drivers
v0x555568d47e00_0 .net "id_ex_ctrl_mispred", 0 0, v0x555568c57bb0_0;  1 drivers
v0x555568596f80_0 .net "id_ex_ctrl_op_a_sel", 1 0, v0x555568c57c50_0;  1 drivers
v0x555568d47ea0_0 .net "id_ex_ctrl_op_b_sel", 0 0, v0x5555687db1b0_0;  1 drivers
v0x555568d45be0_0 .net "id_ex_ctrl_valid", 0 0, v0x5555687db250_0;  1 drivers
v0x555568d45cd0_0 .net "id_ex_ctrl_wb_en", 0 0, v0x555568fb4820_0;  1 drivers
v0x555568d453b0_0 .net "id_ex_imm", 31 0, v0x555568fb48c0_0;  1 drivers
v0x555568d454a0_0 .net "id_ex_pc", 31 0, v0x555568fb4470_0;  1 drivers
v0x555568d43f70_0 .net "id_ex_rd", 4 0, v0x555568fb4510_0;  1 drivers
v0x555568d44010_0 .net "id_ex_rs1", 4 0, v0x555568fb3570_0;  1 drivers
v0x555568d43740_0 .net "id_ex_rs1_val", 31 0, v0x555568fb3630_0;  1 drivers
v0x555568d43830_0 .net "id_ex_rs2", 4 0, v0x555568f8bdd0_0;  1 drivers
v0x555568d421e0_0 .net "id_ex_rs2_val", 31 0, v0x555568f8be90_0;  1 drivers
v0x555568d422d0_0 .net "id_imm", 31 0, L_0x5555690c75f0;  1 drivers
v0x555568d419b0_0 .net "id_is_branch", 0 0, L_0x5555690c9410;  1 drivers
v0x555568d41aa0_0 .net "id_is_jump", 0 0, L_0x5555690c98f0;  1 drivers
v0x555568d3fba0_0 .net "id_pc", 31 0, L_0x5555690c7190;  1 drivers
v0x555568d3fc90_0 .net "id_rd", 4 0, L_0x5555690c7890;  1 drivers
v0x555568d3f3b0_0 .net "id_redirect_pc", 31 0, v0x5555689a6010_0;  1 drivers
v0x555568d3f4a0_0 .net "id_redirect_valid", 0 0, L_0x5555690c6a80;  1 drivers
v0x555568d403d0_0 .net "id_rs1", 4 0, L_0x5555690c7700;  1 drivers
v0x555568d40470_0 .net "id_rs1_val", 31 0, L_0x5555690c73f0;  1 drivers
v0x555568d3da50_0 .net "id_rs2", 4 0, L_0x5555690c7770;  1 drivers
v0x555568d3daf0_0 .net "id_rs2_val", 31 0, L_0x5555690c74f0;  1 drivers
v0x555568d3d260_0 .net "id_use_rs1", 0 0, L_0x5555690c8940;  1 drivers
v0x555568d3d350_0 .net "id_use_rs2", 0 0, L_0x5555690c9210;  1 drivers
v0x555568d3e280_0 .net "if_id_bubble", 0 0, v0x555568cbe940_0;  1 drivers
v0x555568d3e320_0 .net "if_id_instr", 31 0, v0x555568cbe9e0_0;  1 drivers
v0x555568d3c020_0 .net "if_id_kill", 0 0, v0x555568cbe6e0_0;  1 drivers
v0x555568d3c0c0_0 .net "if_id_pc", 31 0, v0x555568cbe780_0;  1 drivers
v0x555568d3b7f0_0 .net "if_id_pred_taken", 0 0, v0x555568cbe510_0;  1 drivers
v0x555568d3b8e0_0 .net "if_id_valid", 0 0, v0x555568cbe5b0_0;  1 drivers
v0x555568d399e0_0 .net "if_imem_addr", 31 0, L_0x555569091dd0;  1 drivers
v0x555568d39ad0_0 .net "if_instr", 31 0, L_0x5555691bf6e0;  1 drivers
v0x555568d391f0_0 .net "if_pc", 31 0, L_0x555569091e40;  1 drivers
v0x555568d392e0_0 .net "if_pred_taken", 0 0, L_0x555569091eb0;  1 drivers
v0x555568d3a210_0 .net "imem_rdata", 31 0, L_0x5555690925c0;  1 drivers
v0x555568d3a300_0 .net "mem_dmem_rdata", 31 0, v0x555568d6ff70_0;  1 drivers
v0x555568d37890_0 .net "mem_io_rdata", 31 0, v0x555568d63a40_0;  1 drivers
v0x555568d37930_0 .var "mem_rdata_muxed", 31 0;
v0x555568d370a0_0 .net "mem_stall_req", 0 0, v0x555568d63150_0;  1 drivers
v0x555568d37140_0 .net "mem_wb_alu_result", 31 0, v0x555568c91be0_0;  1 drivers
v0x555568d380c0_0 .net "mem_wb_ctrl_bubble", 0 0, v0x555568c91640_0;  1 drivers
v0x555568d38160_0 .net "mem_wb_ctrl_funct3", 2 0, v0x555568c916e0_0;  1 drivers
v0x555568d35f10_0 .net "mem_wb_ctrl_is_control", 0 0, v0x555568c913e0_0;  1 drivers
v0x555568d35fb0_0 .net "mem_wb_ctrl_mem_read", 0 0, v0x555568c914a0_0;  1 drivers
v0x555568d356e0_0 .net "mem_wb_ctrl_mispred", 0 0, v0x555568c6f2f0_0;  1 drivers
v0x555568d35780_0 .net "mem_wb_ctrl_valid", 0 0, v0x555568c6f3b0_0;  1 drivers
v0x555568d34180_0 .net "mem_wb_ctrl_wb_en", 0 0, v0x555568c91210_0;  1 drivers
v0x555568d34220_0 .net "mem_wb_pc", 31 0, v0x555568c912b0_0;  1 drivers
v0x555568d33950_0 .net "mem_wb_rd", 4 0, v0x555568c86500_0;  1 drivers
v0x555568d339f0_0 .net "mem_wb_rdata", 31 0, v0x555568c865c0_0;  1 drivers
v0x555568d31b40_0 .net "o_ctrl", 0 0, L_0x55556911eab0;  alias, 1 drivers
v0x555568d31be0_0 .net "o_halt", 0 0, L_0x55556911ef10;  alias, 1 drivers
v0x555568d31350_0 .net "o_insn_vld", 0 0, L_0x55556911e950;  alias, 1 drivers
v0x555568d313f0_0 .net "o_io_hex0", 6 0, L_0x55556911d860;  alias, 1 drivers
v0x555568d32370_0 .net "o_io_hex1", 6 0, L_0x55556911d990;  alias, 1 drivers
v0x555568d32410_0 .net "o_io_hex2", 6 0, L_0x55556911dac0;  alias, 1 drivers
v0x555568d2f9f0_0 .net "o_io_hex3", 6 0, L_0x55556911dc80;  alias, 1 drivers
v0x555568d2fa90_0 .net "o_io_hex4", 6 0, L_0x55556911de40;  alias, 1 drivers
v0x555568d2f200_0 .net "o_io_hex5", 6 0, L_0x55556911df70;  alias, 1 drivers
v0x555568d2f2a0_0 .net "o_io_hex6", 6 0, L_0x55556911e140;  alias, 1 drivers
v0x555568d30220_0 .net "o_io_hex7", 6 0, L_0x55556911e270;  alias, 1 drivers
v0x555568d302c0_0 .net "o_io_lcd", 31 0, L_0x55556911d710;  alias, 1 drivers
v0x555568d2dfc0_0 .net "o_io_ledg", 31 0, L_0x55556911d610;  alias, 1 drivers
v0x555568d2e060_0 .net "o_io_ledr", 31 0, L_0x55556911d510;  alias, 1 drivers
v0x555568d2d790_0 .net "o_mispred", 0 0, L_0x55556911eb20;  alias, 1 drivers
v0x555568d2d830_0 .net "o_model_id", 3 0, L_0x7f38a6a73b60;  alias, 1 drivers
v0x555568d2b980_0 .net "o_pc_debug", 31 0, L_0x55556911e610;  alias, 1 drivers
v0x555568d2ba60_0 .net "o_pc_frontend", 31 0, L_0x55556911d4a0;  alias, 1 drivers
v0x555568d2b190_0 .var "prev_id_ctrl_valid", 0 0;
v0x555568d2b250_0 .var "prev_id_pc", 31 0;
v0x555568d2c1b0_0 .var "prev_stall_id", 0 0;
v0x555568d2c270_0 .var "r_halt", 0 0;
v0x555568d29830_0 .var "r_halt_prev", 0 0;
v0x555568d298f0_0 .var "wb_load_data", 31 0;
v0x555568d29040_0 .net "wb_write_data", 31 0, L_0x55556911e450;  1 drivers
E_0x555568d089c0 .event anyedge, v0x555568c865c0_0, v0x555568c916e0_0, v0x555568d5b0c0_0;
E_0x555568d26610 .event anyedge, v0x555568453a80_0, v0x555568d63a40_0, v0x555568d6ff70_0;
L_0x555569091f90 .reduce/nor v0x555568d2c270_0;
L_0x555569092190 .reduce/nor v0x555568d2c270_0;
L_0x555569092880 .reduce/nor v0x555568d2c270_0;
L_0x55556911e0a0 .part v0x555568c91be0_0, 0, 2;
L_0x55556911e450 .functor MUXZ 32, v0x555568c91be0_0, v0x555568d298f0_0, v0x555568c914a0_0, C4<>;
L_0x55556911e680 .reduce/nor v0x555568c91640_0;
L_0x55556911e8b0 .reduce/nor v0x555568d2c270_0;
L_0x55556911e9c0 .reduce/nor v0x555568d2c270_0;
L_0x55556911ecc0 .reduce/nor v0x555568d2c270_0;
S_0x555568ca7890 .scope module, "u_ex_mem_reg" "ex_mem_reg" 13 388, 14 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_store_data";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_kill";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mem_write";
    .port_info 13 /INPUT 1 "i_ctrl_wb_en";
    .port_info 14 /INPUT 1 "i_ctrl_mispred";
    .port_info 15 /INPUT 1 "i_ctrl_is_control";
    .port_info 16 /INPUT 3 "i_ctrl_funct3";
    .port_info 17 /OUTPUT 32 "o_pc";
    .port_info 18 /OUTPUT 32 "o_alu_result";
    .port_info 19 /OUTPUT 32 "o_store_data";
    .port_info 20 /OUTPUT 5 "o_rd";
    .port_info 21 /OUTPUT 1 "o_ctrl_valid";
    .port_info 22 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 23 /OUTPUT 1 "o_ctrl_kill";
    .port_info 24 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 26 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 27 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 28 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 29 /OUTPUT 3 "o_ctrl_funct3";
v0x5555684ba520_0 .net "i_alu_result", 31 0, L_0x55556911ae20;  alias, 1 drivers
v0x5555684bc0d0_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x5555684cf5d0_0 .net "i_ctrl_bubble", 0 0, v0x555568fa28c0_0;  alias, 1 drivers
v0x5555684cfe80_0 .net "i_ctrl_funct3", 2 0, v0x555568ccc170_0;  alias, 1 drivers
v0x555568594360_0 .net "i_ctrl_is_control", 0 0, L_0x55556911af60;  1 drivers
v0x5555685aa5f0_0 .net "i_ctrl_kill", 0 0, v0x555568cbf4a0_0;  alias, 1 drivers
v0x55556859fcc0_0 .net "i_ctrl_mem_read", 0 0, v0x55556894b440_0;  alias, 1 drivers
v0x5555685a33d0_0 .net "i_ctrl_mem_write", 0 0, v0x55556894b4e0_0;  alias, 1 drivers
v0x5555685a6ce0_0 .net "i_ctrl_mispred", 0 0, v0x555568c57bb0_0;  alias, 1 drivers
v0x555568419680_0 .net "i_ctrl_valid", 0 0, v0x5555687db250_0;  alias, 1 drivers
v0x55556848c9a0_0 .net "i_ctrl_wb_en", 0 0, v0x555568fb4820_0;  alias, 1 drivers
L_0x7f38a6a73770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556848c7b0_0 .net "i_flush", 0 0, L_0x7f38a6a73770;  1 drivers
v0x5555684ee7d0_0 .net "i_pc", 31 0, v0x555568fb4470_0;  alias, 1 drivers
v0x555568431e80_0 .net "i_rd", 4 0, v0x555568fb4510_0;  alias, 1 drivers
v0x55556845bba0_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568463eb0_0 .net "i_stall", 0 0, v0x555568d63150_0;  alias, 1 drivers
v0x55556845fb80_0 .net "i_store_data", 31 0, L_0x55556911adb0;  alias, 1 drivers
v0x555568453a80_0 .var "o_alu_result", 31 0;
v0x555568453900_0 .var "o_ctrl_bubble", 0 0;
v0x5555688d52a0_0 .var "o_ctrl_funct3", 2 0;
v0x55556841ad10_0 .var "o_ctrl_is_control", 0 0;
v0x5555685a64a0_0 .var "o_ctrl_kill", 0 0;
v0x5555685a2b90_0 .var "o_ctrl_mem_read", 0 0;
v0x55556859f480_0 .var "o_ctrl_mem_write", 0 0;
v0x55556859d340_0 .var "o_ctrl_mispred", 0 0;
v0x5555685a9db0_0 .var "o_ctrl_valid", 0 0;
v0x555568597b90_0 .var "o_ctrl_wb_en", 0 0;
v0x5555684f3660_0 .var "o_pc", 31 0;
v0x5555684f78e0_0 .var "o_rd", 4 0;
v0x5555684f16e0_0 .var "o_store_data", 31 0;
E_0x555568d4e400 .event posedge, v0x555568408980_0;
S_0x555568c8e200 .scope module, "u_forwarding_unit" "forwarding_unit" 13 194, 15 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_id_ex_rs1";
    .port_info 1 /INPUT 5 "i_id_ex_rs2";
    .port_info 2 /INPUT 5 "i_id_rs1";
    .port_info 3 /INPUT 5 "i_id_rs2";
    .port_info 4 /INPUT 5 "i_ex_mem_rd";
    .port_info 5 /INPUT 1 "i_ex_mem_reg_write";
    .port_info 6 /INPUT 1 "i_ex_mem_valid";
    .port_info 7 /INPUT 1 "i_ex_mem_bubble";
    .port_info 8 /INPUT 1 "i_ex_mem_kill";
    .port_info 9 /INPUT 5 "i_mem_wb_rd";
    .port_info 10 /INPUT 1 "i_mem_wb_reg_write";
    .port_info 11 /INPUT 1 "i_mem_wb_valid";
    .port_info 12 /INPUT 1 "i_mem_wb_bubble";
    .port_info 13 /OUTPUT 2 "o_forward_a_sel";
    .port_info 14 /OUTPUT 2 "o_forward_b_sel";
    .port_info 15 /OUTPUT 2 "o_forward_id_a_sel";
    .port_info 16 /OUTPUT 2 "o_forward_id_b_sel";
L_0x55556907e000 .functor AND 1, v0x5555685a9db0_0, L_0x55556907df60, C4<1>, C4<1>;
L_0x55556907e110 .functor AND 1, L_0x55556907e000, L_0x55556907e070, C4<1>, C4<1>;
L_0x55556907e220 .functor AND 1, L_0x55556907e110, v0x555568597b90_0, C4<1>, C4<1>;
L_0x55556907e410 .functor AND 1, L_0x55556907e220, L_0x55556907e370, C4<1>, C4<1>;
L_0x55556907e620 .functor AND 1, v0x555568c6f3b0_0, L_0x55556907e550, C4<1>, C4<1>;
L_0x55556907e6e0 .functor AND 1, L_0x55556907e620, v0x555568c91210_0, C4<1>, C4<1>;
L_0x55556907e890 .functor AND 1, L_0x55556907e6e0, L_0x55556907e7a0, C4<1>, C4<1>;
v0x555568f9b5b0_0 .net *"_ivl_1", 0 0, L_0x55556907df60;  1 drivers
L_0x7f38a6a722a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555568c28960_0 .net/2u *"_ivl_10", 4 0, L_0x7f38a6a722a0;  1 drivers
v0x555568dfcb40_0 .net *"_ivl_12", 0 0, L_0x55556907e370;  1 drivers
v0x555568a89e00_0 .net *"_ivl_17", 0 0, L_0x55556907e550;  1 drivers
v0x555568c4ca30_0 .net *"_ivl_19", 0 0, L_0x55556907e620;  1 drivers
v0x5555684cb230_0 .net *"_ivl_21", 0 0, L_0x55556907e6e0;  1 drivers
L_0x7f38a6a722e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556896c380_0 .net/2u *"_ivl_22", 4 0, L_0x7f38a6a722e8;  1 drivers
v0x55556896caf0_0 .net *"_ivl_24", 0 0, L_0x55556907e7a0;  1 drivers
v0x55556896d260_0 .net *"_ivl_3", 0 0, L_0x55556907e000;  1 drivers
v0x55556896d9d0_0 .net *"_ivl_5", 0 0, L_0x55556907e070;  1 drivers
v0x55556896e140_0 .net *"_ivl_7", 0 0, L_0x55556907e110;  1 drivers
v0x55556896e8b0_0 .net *"_ivl_9", 0 0, L_0x55556907e220;  1 drivers
v0x55556896f020_0 .net "can_fwd_ex_mem", 0 0, L_0x55556907e410;  1 drivers
v0x55556896f790_0 .net "can_fwd_mem_wb", 0 0, L_0x55556907e890;  1 drivers
v0x555568961cd0_0 .net "i_ex_mem_bubble", 0 0, v0x555568453900_0;  alias, 1 drivers
v0x5555689622f0_0 .net "i_ex_mem_kill", 0 0, v0x5555685a64a0_0;  alias, 1 drivers
v0x555568962910_0 .net "i_ex_mem_rd", 4 0, v0x5555684f78e0_0;  alias, 1 drivers
v0x555568963550_0 .net "i_ex_mem_reg_write", 0 0, v0x555568597b90_0;  alias, 1 drivers
v0x555568963b70_0 .net "i_ex_mem_valid", 0 0, v0x5555685a9db0_0;  alias, 1 drivers
v0x555568964190_0 .net "i_id_ex_rs1", 4 0, v0x555568fb3570_0;  alias, 1 drivers
v0x5555689647b0_0 .net "i_id_ex_rs2", 4 0, v0x555568f8bdd0_0;  alias, 1 drivers
v0x555568964dd0_0 .net "i_id_rs1", 4 0, L_0x5555690c7700;  alias, 1 drivers
v0x5555689653f0_0 .net "i_id_rs2", 4 0, L_0x5555690c7770;  alias, 1 drivers
v0x555568965b60_0 .net "i_mem_wb_bubble", 0 0, v0x555568c91640_0;  alias, 1 drivers
v0x5555689662d0_0 .net "i_mem_wb_rd", 4 0, v0x555568c86500_0;  alias, 1 drivers
v0x555568966a40_0 .net "i_mem_wb_reg_write", 0 0, v0x555568c91210_0;  alias, 1 drivers
v0x5555689671b0_0 .net "i_mem_wb_valid", 0 0, v0x555568c6f3b0_0;  alias, 1 drivers
v0x555568967920_0 .var "o_forward_a_sel", 1 0;
v0x555568968090_0 .var "o_forward_b_sel", 1 0;
v0x555568968800_0 .var "o_forward_id_a_sel", 1 0;
v0x555568968f70_0 .var "o_forward_id_b_sel", 1 0;
E_0x555568d44500/0 .event anyedge, v0x55556896f020_0, v0x5555684f78e0_0, v0x5555689653f0_0, v0x55556896f790_0;
E_0x555568d44500/1 .event anyedge, v0x5555689662d0_0;
E_0x555568d44500 .event/or E_0x555568d44500/0, E_0x555568d44500/1;
E_0x555568d46020/0 .event anyedge, v0x55556896f020_0, v0x5555684f78e0_0, v0x555568964dd0_0, v0x55556896f790_0;
E_0x555568d46020/1 .event anyedge, v0x5555689662d0_0;
E_0x555568d46020 .event/or E_0x555568d46020/0, E_0x555568d46020/1;
E_0x555568d46170/0 .event anyedge, v0x55556896f020_0, v0x5555684f78e0_0, v0x5555689647b0_0, v0x55556896f790_0;
E_0x555568d46170/1 .event anyedge, v0x5555689662d0_0;
E_0x555568d46170 .event/or E_0x555568d46170/0, E_0x555568d46170/1;
E_0x555568d63dc0/0 .event anyedge, v0x55556896f020_0, v0x5555684f78e0_0, v0x555568964190_0, v0x55556896f790_0;
E_0x555568d63dc0/1 .event anyedge, v0x5555689662d0_0;
E_0x555568d63dc0 .event/or E_0x555568d63dc0/0, E_0x555568d63dc0/1;
L_0x55556907df60 .reduce/nor v0x555568453900_0;
L_0x55556907e070 .reduce/nor v0x5555685a64a0_0;
L_0x55556907e370 .cmp/ne 5, v0x5555684f78e0_0, L_0x7f38a6a722a0;
L_0x55556907e550 .reduce/nor v0x555568c91640_0;
L_0x55556907e7a0 .cmp/ne 5, v0x555568c86500_0, L_0x7f38a6a722e8;
S_0x555568c749c0 .scope module, "u_hazard_unit" "hazard_unit" 13 172, 16 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_rs1";
    .port_info 1 /INPUT 5 "i_rs2";
    .port_info 2 /INPUT 1 "i_use_rs1";
    .port_info 3 /INPUT 1 "i_use_rs2";
    .port_info 4 /INPUT 1 "i_is_branch";
    .port_info 5 /INPUT 1 "i_is_jump";
    .port_info 6 /INPUT 5 "i_id_ex_rd";
    .port_info 7 /INPUT 1 "i_id_ex_mem_read";
    .port_info 8 /INPUT 1 "i_id_ex_reg_write";
    .port_info 9 /INPUT 5 "i_ex_mem_rd";
    .port_info 10 /INPUT 1 "i_ex_mem_mem_read";
    .port_info 11 /INPUT 1 "i_mem_stall_req";
    .port_info 12 /OUTPUT 1 "o_stall_if";
    .port_info 13 /OUTPUT 1 "o_stall_id";
    .port_info 14 /OUTPUT 1 "o_flush_id_ex";
    .port_info 15 /OUTPUT 1 "o_flush_if_id";
L_0x55556907d9a0 .functor OR 1, v0x555568cd5400_0, v0x555568cd4c90_0, C4<0>, C4<0>;
L_0x55556907da10 .functor OR 1, L_0x55556907d9a0, v0x555568ce3320_0, C4<0>, C4<0>;
L_0x55556907dad0 .functor OR 1, L_0x55556907da10, v0x555568d63150_0, C4<0>, C4<0>;
L_0x55556907db90 .functor BUFZ 1, L_0x55556907dad0, C4<0>, C4<0>, C4<0>;
L_0x55556907dcd0 .functor BUFZ 1, L_0x55556907dad0, C4<0>, C4<0>, C4<0>;
L_0x55556907dd40 .functor BUFZ 1, L_0x55556907dad0, C4<0>, C4<0>, C4<0>;
v0x5555689696e0_0 .net *"_ivl_0", 0 0, L_0x55556907d9a0;  1 drivers
v0x555568969e50_0 .net *"_ivl_2", 0 0, L_0x55556907da10;  1 drivers
v0x55556896a5c0_0 .net "i_ex_mem_mem_read", 0 0, v0x5555685a2b90_0;  alias, 1 drivers
v0x55556896ad30_0 .net "i_ex_mem_rd", 4 0, v0x5555684f78e0_0;  alias, 1 drivers
v0x55556896b4a0_0 .net "i_id_ex_mem_read", 0 0, v0x55556894b440_0;  alias, 1 drivers
v0x55556896bc10_0 .net "i_id_ex_rd", 4 0, v0x555568fb4510_0;  alias, 1 drivers
v0x555568a70b20_0 .net "i_id_ex_reg_write", 0 0, v0x555568fb4820_0;  alias, 1 drivers
v0x5555688f0160_0 .net "i_is_branch", 0 0, L_0x5555690c9410;  alias, 1 drivers
v0x555568c2eb30_0 .net "i_is_jump", 0 0, L_0x5555690c98f0;  alias, 1 drivers
v0x5555689585c0_0 .net "i_mem_stall_req", 0 0, v0x555568d63150_0;  alias, 1 drivers
v0x5555686df3a0_0 .net "i_rs1", 4 0, L_0x5555690c7700;  alias, 1 drivers
v0x555568e58f10_0 .net "i_rs2", 4 0, L_0x5555690c7770;  alias, 1 drivers
v0x555568d67610_0 .net "i_use_rs1", 0 0, L_0x5555690c8940;  alias, 1 drivers
v0x555568cdff10_0 .net "i_use_rs2", 0 0, L_0x5555690c9210;  alias, 1 drivers
v0x555568ce0680_0 .net "o_flush_id_ex", 0 0, L_0x55556907dd40;  alias, 1 drivers
v0x555568ce0df0_0 .net "o_flush_if_id", 0 0, L_0x7f38a6a72258;  alias, 1 drivers
v0x555568ce1560_0 .net "o_stall_id", 0 0, L_0x55556907dcd0;  alias, 1 drivers
v0x555568ce2440_0 .net "o_stall_if", 0 0, L_0x55556907db90;  alias, 1 drivers
v0x555568ce2bb0_0 .net "stall", 0 0, L_0x55556907dad0;  1 drivers
v0x555568ce3320_0 .var "stall_branch_alu", 0 0;
v0x555568cd4c90_0 .var "stall_branch_load", 0 0;
v0x555568cd5400_0 .var "stall_load_use", 0 0;
E_0x555568e6b1e0/0 .event anyedge, v0x5555688f0160_0, v0x555568c2eb30_0, v0x55556859fcc0_0, v0x55556848c9a0_0;
E_0x555568e6b1e0/1 .event anyedge, v0x555568431e80_0, v0x555568d67610_0, v0x555568964dd0_0, v0x555568cdff10_0;
E_0x555568e6b1e0/2 .event anyedge, v0x5555689653f0_0;
E_0x555568e6b1e0 .event/or E_0x555568e6b1e0/0, E_0x555568e6b1e0/1, E_0x555568e6b1e0/2;
E_0x555568d08870/0 .event anyedge, v0x5555688f0160_0, v0x555568c2eb30_0, v0x5555685a2b90_0, v0x5555684f78e0_0;
E_0x555568d08870/1 .event anyedge, v0x555568d67610_0, v0x555568964dd0_0, v0x555568cdff10_0, v0x5555689653f0_0;
E_0x555568d08870 .event/or E_0x555568d08870/0, E_0x555568d08870/1;
E_0x555568cf8ba0/0 .event anyedge, v0x55556859fcc0_0, v0x555568431e80_0, v0x555568d67610_0, v0x555568964dd0_0;
E_0x555568cf8ba0/1 .event anyedge, v0x555568cdff10_0, v0x5555689653f0_0;
E_0x555568cf8ba0 .event/or E_0x555568cf8ba0/0, E_0x555568cf8ba0/1;
S_0x555568c77580 .scope module, "u_id_ex_reg" "id_ex_reg" 13 318, 17 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_rs1_val";
    .port_info 6 /INPUT 32 "i_rs2_val";
    .port_info 7 /INPUT 32 "i_imm";
    .port_info 8 /INPUT 5 "i_rs1";
    .port_info 9 /INPUT 5 "i_rs2";
    .port_info 10 /INPUT 5 "i_rd";
    .port_info 11 /INPUT 1 "i_ctrl_valid";
    .port_info 12 /INPUT 1 "i_ctrl_bubble";
    .port_info 13 /INPUT 1 "i_ctrl_kill";
    .port_info 14 /INPUT 1 "i_ctrl_branch";
    .port_info 15 /INPUT 1 "i_ctrl_jump";
    .port_info 16 /INPUT 1 "i_ctrl_mem_read";
    .port_info 17 /INPUT 1 "i_ctrl_mem_write";
    .port_info 18 /INPUT 4 "i_ctrl_alu_op";
    .port_info 19 /INPUT 1 "i_ctrl_wb_en";
    .port_info 20 /INPUT 1 "i_ctrl_mispred";
    .port_info 21 /INPUT 3 "i_ctrl_funct3";
    .port_info 22 /INPUT 2 "i_ctrl_op_a_sel";
    .port_info 23 /INPUT 1 "i_ctrl_op_b_sel";
    .port_info 24 /OUTPUT 32 "o_pc";
    .port_info 25 /OUTPUT 32 "o_rs1_val";
    .port_info 26 /OUTPUT 32 "o_rs2_val";
    .port_info 27 /OUTPUT 32 "o_imm";
    .port_info 28 /OUTPUT 5 "o_rs1";
    .port_info 29 /OUTPUT 5 "o_rs2";
    .port_info 30 /OUTPUT 5 "o_rd";
    .port_info 31 /OUTPUT 1 "o_ctrl_valid";
    .port_info 32 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 33 /OUTPUT 1 "o_ctrl_kill";
    .port_info 34 /OUTPUT 1 "o_ctrl_branch";
    .port_info 35 /OUTPUT 1 "o_ctrl_jump";
    .port_info 36 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 37 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 38 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 39 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 40 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 41 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 42 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 43 /OUTPUT 1 "o_ctrl_op_b_sel";
v0x555568cd5b70_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568cd62e0_0 .net "i_ctrl_alu_op", 3 0, v0x555568b7e240_0;  alias, 1 drivers
v0x555568cd6a50_0 .net "i_ctrl_branch", 0 0, L_0x5555690c7b50;  alias, 1 drivers
v0x555568cd71c0_0 .net "i_ctrl_bubble", 0 0, L_0x5555690c7660;  alias, 1 drivers
v0x555568cd7930_0 .net "i_ctrl_funct3", 2 0, L_0x5555690c8220;  alias, 1 drivers
v0x555568cd80a0_0 .net "i_ctrl_jump", 0 0, L_0x5555690c7ea0;  alias, 1 drivers
v0x555568cd8810_0 .net "i_ctrl_kill", 0 0, L_0x5555690c79a0;  alias, 1 drivers
v0x555568cd8f80_0 .net "i_ctrl_mem_read", 0 0, L_0x5555690c8130;  alias, 1 drivers
v0x555568cd96f0_0 .net "i_ctrl_mem_write", 0 0, L_0x5555690aea60;  alias, 1 drivers
v0x555568cd9e60_0 .net "i_ctrl_mispred", 0 0, L_0x5555690c8070;  alias, 1 drivers
v0x555568cda5d0_0 .net "i_ctrl_op_a_sel", 1 0, L_0x5555690af680;  alias, 1 drivers
v0x555568cdad40_0 .net "i_ctrl_op_b_sel", 0 0, L_0x5555690af070;  alias, 1 drivers
v0x555568cdb4b0_0 .net "i_ctrl_valid", 0 0, L_0x5555690b1010;  alias, 1 drivers
v0x555568cdbc20_0 .net "i_ctrl_wb_en", 0 0, L_0x5555690ae950;  alias, 1 drivers
v0x555568cdc390_0 .net "i_flush", 0 0, L_0x55556907dd40;  alias, 1 drivers
v0x555568cdcb00_0 .net "i_imm", 31 0, L_0x5555690c75f0;  alias, 1 drivers
v0x555568cdd270_0 .net "i_pc", 31 0, L_0x5555690c7190;  alias, 1 drivers
v0x555568cde150_0 .net "i_rd", 4 0, L_0x5555690c7890;  alias, 1 drivers
v0x555568cde8c0_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568cdf030_0 .net "i_rs1", 4 0, L_0x5555690c7700;  alias, 1 drivers
v0x555568cdf7a0_0 .net "i_rs1_val", 31 0, L_0x5555690c73f0;  alias, 1 drivers
v0x555568cd1850_0 .net "i_rs2", 4 0, L_0x5555690c7770;  alias, 1 drivers
v0x555568de3860_0 .net "i_rs2_val", 31 0, L_0x5555690c74f0;  alias, 1 drivers
L_0x7f38a6a732f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568cd0f10_0 .net "i_stall", 0 0, L_0x7f38a6a732f0;  1 drivers
v0x555568c64120_0 .var "o_ctrl_alu_op", 3 0;
v0x555568fa1780_0 .var "o_ctrl_branch", 0 0;
v0x555568fa28c0_0 .var "o_ctrl_bubble", 0 0;
v0x555568ccc170_0 .var "o_ctrl_funct3", 2 0;
v0x555568cbf400_0 .var "o_ctrl_jump", 0 0;
v0x555568cbf4a0_0 .var "o_ctrl_kill", 0 0;
v0x55556894b440_0 .var "o_ctrl_mem_read", 0 0;
v0x55556894b4e0_0 .var "o_ctrl_mem_write", 0 0;
v0x555568c57bb0_0 .var "o_ctrl_mispred", 0 0;
v0x555568c57c50_0 .var "o_ctrl_op_a_sel", 1 0;
v0x5555687db1b0_0 .var "o_ctrl_op_b_sel", 0 0;
v0x5555687db250_0 .var "o_ctrl_valid", 0 0;
v0x555568fb4820_0 .var "o_ctrl_wb_en", 0 0;
v0x555568fb48c0_0 .var "o_imm", 31 0;
v0x555568fb4470_0 .var "o_pc", 31 0;
v0x555568fb4510_0 .var "o_rd", 4 0;
v0x555568fb3570_0 .var "o_rs1", 4 0;
v0x555568fb3630_0 .var "o_rs1_val", 31 0;
v0x555568f8bdd0_0 .var "o_rs2", 4 0;
v0x555568f8be90_0 .var "o_rs2_val", 31 0;
S_0x555568c79f90 .scope module, "u_if_id_reg" "if_id_reg" 13 244, 18 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_valid";
    .port_info 7 /INPUT 1 "i_pred_taken";
    .port_info 8 /OUTPUT 32 "o_pc";
    .port_info 9 /OUTPUT 32 "o_instr";
    .port_info 10 /OUTPUT 1 "o_valid";
    .port_info 11 /OUTPUT 1 "o_pred_taken";
    .port_info 12 /OUTPUT 1 "o_bubble";
    .port_info 13 /OUTPUT 1 "o_kill";
v0x555568fa2430_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568fa24d0_0 .net "i_flush", 0 0, L_0x555569092920;  1 drivers
v0x555568f9af90_0 .net "i_instr", 31 0, L_0x5555691bf6e0;  alias, 1 drivers
v0x555568f97de0_0 .net "i_pc", 31 0, L_0x555569091e40;  alias, 1 drivers
v0x555568c645a0_0 .net "i_pred_taken", 0 0, L_0x555569091eb0;  alias, 1 drivers
v0x555568c64660_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568c7a590_0 .net "i_stall", 0 0, L_0x555569092680;  1 drivers
L_0x7f38a6a72450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555568c7a650_0 .net "i_valid", 0 0, L_0x7f38a6a72450;  1 drivers
v0x555568cbe940_0 .var "o_bubble", 0 0;
v0x555568cbe9e0_0 .var "o_instr", 31 0;
v0x555568cbe6e0_0 .var "o_kill", 0 0;
v0x555568cbe780_0 .var "o_pc", 31 0;
v0x555568cbe510_0 .var "o_pred_taken", 0 0;
v0x555568cbe5b0_0 .var "o_valid", 0 0;
S_0x555568c80000 .scope module, "u_imem" "i_mem" 13 235, 19 8 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_addr";
    .port_info 2 /OUTPUT 32 "o_data";
L_0x5555690925c0 .functor BUFZ 32, L_0x555569092340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568cb3900_0 .net *"_ivl_0", 31 0, L_0x555569092340;  1 drivers
v0x555568cb36a0_0 .net *"_ivl_3", 13 0, L_0x5555690923e0;  1 drivers
v0x555568c6f8c0_0 .net *"_ivl_4", 15 0, L_0x555569092480;  1 drivers
L_0x7f38a6a72408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568c6f980_0 .net *"_ivl_7", 1 0, L_0x7f38a6a72408;  1 drivers
v0x555568cb34d0_0 .net "i_addr", 31 0, L_0x555569091dd0;  alias, 1 drivers
v0x555568ca87c0_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568ca8860 .array "mem", 16383 0, 31 0;
v0x555568ca8370_0 .net "o_data", 31 0, L_0x5555690925c0;  alias, 1 drivers
L_0x555569092340 .array/port v0x555568ca8860, L_0x555569092480;
L_0x5555690923e0 .part L_0x555569091dd0, 2, 14;
L_0x555569092480 .concat [ 14 2 0 0], L_0x5555690923e0, L_0x7f38a6a72408;
S_0x555568c82bc0 .scope begin, "$unm_blk_63" "$unm_blk_63" 19 24, 19 24 0, S_0x555568c80000;
 .timescale 0 0;
v0x555568cb3e00_0 .var/i "i", 31 0;
S_0x555568c855d0 .scope module, "u_mem_wb_reg" "mem_wb_reg" 13 455, 20 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_rdata";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_wb_en";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mispred";
    .port_info 13 /INPUT 1 "i_ctrl_is_control";
    .port_info 14 /INPUT 3 "i_ctrl_funct3";
    .port_info 15 /OUTPUT 32 "o_pc";
    .port_info 16 /OUTPUT 32 "o_alu_result";
    .port_info 17 /OUTPUT 32 "o_rdata";
    .port_info 18 /OUTPUT 5 "o_rd";
    .port_info 19 /OUTPUT 1 "o_ctrl_valid";
    .port_info 20 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 21 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 22 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 23 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 24 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 25 /OUTPUT 3 "o_ctrl_funct3";
v0x5555684f29f0_0 .net "i_alu_result", 31 0, v0x555568453a80_0;  alias, 1 drivers
v0x5555684f2a90_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568ca8060_0 .net "i_ctrl_bubble", 0 0, v0x555568453900_0;  alias, 1 drivers
v0x555568ca8100_0 .net "i_ctrl_funct3", 2 0, v0x5555688d52a0_0;  alias, 1 drivers
v0x555568ca7e90_0 .net "i_ctrl_is_control", 0 0, v0x55556841ad10_0;  alias, 1 drivers
v0x555568ca7f30_0 .net "i_ctrl_mem_read", 0 0, v0x5555685a2b90_0;  alias, 1 drivers
v0x555568c9d180_0 .net "i_ctrl_mispred", 0 0, v0x55556859d340_0;  alias, 1 drivers
v0x555568c9d220_0 .net "i_ctrl_valid", 0 0, v0x5555685a9db0_0;  alias, 1 drivers
v0x555568c9cc80_0 .net "i_ctrl_wb_en", 0 0, v0x555568597b90_0;  alias, 1 drivers
L_0x7f38a6a73b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568c9cd20_0 .net "i_flush", 0 0, L_0x7f38a6a73b18;  1 drivers
v0x555568c9ca20_0 .net "i_pc", 31 0, v0x5555684f3660_0;  alias, 1 drivers
v0x555568c9cac0_0 .net "i_rd", 4 0, v0x5555684f78e0_0;  alias, 1 drivers
v0x555568c9c850_0 .net "i_rdata", 31 0, v0x555568d37930_0;  1 drivers
v0x555568c9c8f0_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568c91b40_0 .net "i_stall", 0 0, v0x555568d63150_0;  alias, 1 drivers
v0x555568c91be0_0 .var "o_alu_result", 31 0;
v0x555568c91640_0 .var "o_ctrl_bubble", 0 0;
v0x555568c916e0_0 .var "o_ctrl_funct3", 2 0;
v0x555568c913e0_0 .var "o_ctrl_is_control", 0 0;
v0x555568c914a0_0 .var "o_ctrl_mem_read", 0 0;
v0x555568c6f2f0_0 .var "o_ctrl_mispred", 0 0;
v0x555568c6f3b0_0 .var "o_ctrl_valid", 0 0;
v0x555568c91210_0 .var "o_ctrl_wb_en", 0 0;
v0x555568c912b0_0 .var "o_pc", 31 0;
v0x555568c86500_0 .var "o_rd", 4 0;
v0x555568c865c0_0 .var "o_rdata", 31 0;
S_0x555568c8b640 .scope module, "u_stage_ex" "stage_ex" 13 368, 21 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc";
    .port_info 1 /INPUT 32 "i_rs1_val";
    .port_info 2 /INPUT 32 "i_rs2_val";
    .port_info 3 /INPUT 32 "i_imm";
    .port_info 4 /INPUT 4 "i_alu_op";
    .port_info 5 /INPUT 2 "i_op_a_sel";
    .port_info 6 /INPUT 1 "i_op_b_sel";
    .port_info 7 /INPUT 1 "i_is_jump";
    .port_info 8 /INPUT 2 "i_forward_a_sel";
    .port_info 9 /INPUT 2 "i_forward_b_sel";
    .port_info 10 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 11 /INPUT 32 "i_wb_write_data";
    .port_info 12 /OUTPUT 32 "o_alu_result";
    .port_info 13 /OUTPUT 32 "o_store_data";
L_0x55556911adb0 .functor BUFZ 32, v0x555568bd4520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f38a6a73728 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555568be2f20_0 .net/2u *"_ivl_0", 31 0, L_0x7f38a6a73728;  1 drivers
v0x555568be8790_0 .net *"_ivl_2", 31 0, L_0x55556911ad10;  1 drivers
v0x555568be7fa0_0 .net "alu_result_raw", 31 0, v0x555568bee0a0_0;  1 drivers
v0x555568be8070_0 .net "i_alu_op", 3 0, v0x555568c64120_0;  alias, 1 drivers
v0x555568be5bd0_0 .net "i_ex_mem_alu_result", 31 0, v0x555568453a80_0;  alias, 1 drivers
v0x555568bd9da0_0 .net "i_forward_a_sel", 1 0, v0x555568967920_0;  alias, 1 drivers
v0x555568bd9e60_0 .net "i_forward_b_sel", 1 0, v0x555568968090_0;  alias, 1 drivers
v0x555568bd7f40_0 .net "i_imm", 31 0, v0x555568fb48c0_0;  alias, 1 drivers
v0x555568bd7fe0_0 .net "i_is_jump", 0 0, v0x555568cbf400_0;  alias, 1 drivers
v0x555568bdfb60_0 .net "i_op_a_sel", 1 0, v0x555568c57c50_0;  alias, 1 drivers
v0x555568bdfc30_0 .net "i_op_b_sel", 0 0, v0x5555687db1b0_0;  alias, 1 drivers
v0x555568bdf3c0_0 .net "i_pc", 31 0, v0x555568fb4470_0;  alias, 1 drivers
v0x555568bdf460_0 .net "i_rs1_val", 31 0, v0x555568fb3630_0;  alias, 1 drivers
v0x555568bd78e0_0 .net "i_rs2_val", 31 0, v0x555568f8be90_0;  alias, 1 drivers
v0x555568bd7980_0 .net "i_wb_write_data", 31 0, L_0x55556911e450;  alias, 1 drivers
v0x555568bdd150_0 .net "o_alu_result", 31 0, L_0x55556911ae20;  alias, 1 drivers
v0x555568bdd210_0 .net "o_store_data", 31 0, L_0x55556911adb0;  alias, 1 drivers
v0x555568bda590_0 .var "op_a", 31 0;
v0x555568bda630_0 .var "op_b", 31 0;
v0x555568bcc900_0 .var "rs1_fwd", 31 0;
v0x555568bd4520_0 .var "rs2_fwd", 31 0;
E_0x555568f53700/0 .event anyedge, v0x555568c57c50_0, v0x555568bcc900_0, v0x5555684ee7d0_0, v0x5555687db1b0_0;
E_0x555568f53700/1 .event anyedge, v0x555568bd4520_0, v0x555568fb48c0_0;
E_0x555568f53700 .event/or E_0x555568f53700/0, E_0x555568f53700/1;
E_0x555568f5ddb0/0 .event anyedge, v0x555568967920_0, v0x555568fb3630_0, v0x555568bd7980_0, v0x555568453a80_0;
E_0x555568f5ddb0/1 .event anyedge, v0x555568968090_0, v0x555568f8be90_0, v0x555568bd4520_0;
E_0x555568f5ddb0 .event/or E_0x555568f5ddb0/0, E_0x555568f5ddb0/1;
L_0x55556911ad10 .arith/sum 32, v0x555568fb4470_0, L_0x7f38a6a73728;
L_0x55556911ae20 .functor MUXZ 32, v0x555568bee0a0_0, L_0x55556911ad10, v0x555568cbf400_0, C4<>;
S_0x555568c6eb20 .scope module, "ex_alu" "alu" 21 69, 22 7 0, S_0x555568c8b640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_op_a";
    .port_info 1 /INPUT 32 "i_op_b";
    .port_info 2 /INPUT 4 "i_alu_op";
    .port_info 3 /OUTPUT 32 "o_alu_data";
P_0x55556842e2d0 .param/l "ADD" 1 22 15, C4<0000>;
P_0x55556842e310 .param/l "AND" 1 22 24, C4<1001>;
P_0x55556842e350 .param/l "OR" 1 22 23, C4<1000>;
P_0x55556842e390 .param/l "SLL" 1 22 17, C4<0010>;
P_0x55556842e3d0 .param/l "SLT" 1 22 18, C4<0011>;
P_0x55556842e410 .param/l "SLTU" 1 22 19, C4<0100>;
P_0x55556842e450 .param/l "SRA" 1 22 22, C4<0111>;
P_0x55556842e490 .param/l "SRL" 1 22 21, C4<0110>;
P_0x55556842e4d0 .param/l "SUB" 1 22 16, C4<0001>;
P_0x55556842e510 .param/l "XOR" 1 22 20, C4<0101>;
L_0x5555690ef3d0 .functor NOT 32, v0x555568bda630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569102620 .functor NOT 32, v0x555568bda630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691027d0 .functor XOR 1, L_0x555569102690, L_0x555569102730, C4<0>, C4<0>;
L_0x555569115bf0 .functor NOT 32, v0x555568bda630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569115c60 .functor NOT 1, L_0x555569114e10, C4<0>, C4<0>, C4<0>;
L_0x555569115cd0 .functor AND 32, v0x555568bda590_0, v0x555568bda630_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555569115d80 .functor OR 32, v0x555568bda590_0, v0x555568bda630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569115df0 .functor XOR 32, v0x555568bda590_0, v0x555568bda630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568bb2ef0_0 .net *"_ivl_11", 0 0, L_0x555569102690;  1 drivers
v0x555568bb2c90_0 .net *"_ivl_13", 0 0, L_0x555569102730;  1 drivers
v0x555568bf0420_0 .net *"_ivl_17", 0 0, L_0x5555691028e0;  1 drivers
v0x555568bf04e0_0 .net *"_ivl_19", 0 0, L_0x555569102980;  1 drivers
v0x555568bee6b0_0 .net "add_result", 31 0, L_0x5555690dc480;  1 drivers
v0x555568bf61e0_0 .net "and_result", 31 0, L_0x555569115cd0;  1 drivers
v0x555568bf62a0_0 .net "i_alu_op", 3 0, v0x555568c64120_0;  alias, 1 drivers
v0x555568bf5a40_0 .net "i_op_a", 31 0, v0x555568bda590_0;  1 drivers
v0x555568bf5ae0_0 .net "i_op_b", 31 0, v0x555568bda630_0;  1 drivers
v0x555568bee0a0_0 .var "o_alu_data", 31 0;
v0x555568bee160_0 .net "or_result", 31 0, L_0x555569115d80;  1 drivers
v0x555568bf37d0_0 .net "sll_result", 31 0, L_0x555569116a40;  1 drivers
v0x555568bf38a0_0 .net "slt_cout", 0 0, L_0x555569101430;  1 drivers
v0x555568bf2fe0_0 .net "slt_result", 0 0, L_0x555569102a20;  1 drivers
v0x555568bf3080_0 .net "slt_sign_diff", 0 0, L_0x5555691027d0;  1 drivers
v0x555568bf0c10_0 .net "slt_sum", 31 0, L_0x555569101ff0;  1 drivers
v0x555568be53e0_0 .net "sltu_cout", 0 0, L_0x555569114e10;  1 drivers
v0x555568be5480_0 .net "sltu_result", 0 0, L_0x555569115c60;  1 drivers
v0x555568beb1a0_0 .net "sra_result", 31 0, L_0x5555691197c0;  1 drivers
v0x555568beb260_0 .net "srl_result", 31 0, L_0x555569118170;  1 drivers
v0x555568beaa00_0 .net "sub_result", 31 0, L_0x5555690eed50;  1 drivers
v0x555568beaad0_0 .net "xor_result", 31 0, L_0x555569115df0;  1 drivers
E_0x555568f22040/0 .event anyedge, v0x555568c64120_0, v0x555568d06f50_0, v0x555568bbe100_0, v0x555568bf2fe0_0;
E_0x555568f22040/1 .event anyedge, v0x555568be5480_0, v0x555568beaad0_0, v0x555568bee160_0, v0x555568bf61e0_0;
E_0x555568f22040/2 .event anyedge, v0x555568d052e0_0, v0x555568a61cc0_0, v0x555568a59ac0_0;
E_0x555568f22040 .event/or E_0x555568f22040/0, E_0x555568f22040/1, E_0x555568f22040/2;
L_0x555569102690 .part v0x555568bda590_0, 31, 1;
L_0x555569102730 .part v0x555568bda630_0, 31, 1;
L_0x5555691028e0 .part v0x555568bda590_0, 31, 1;
L_0x555569102980 .part L_0x555569101ff0, 31, 1;
L_0x555569102a20 .functor MUXZ 1, L_0x555569102980, L_0x5555691028e0, L_0x5555691027d0, C4<>;
L_0x555569117130 .part v0x555568bda630_0, 0, 5;
L_0x555569118860 .part v0x555568bda630_0, 0, 5;
L_0x55556911ac20 .part v0x555568bda630_0, 0, 5;
S_0x555568dece30 .scope module, "add_fa" "FA_32bit" 22 36, 23 47 0, S_0x555568c6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568d0d3b0_0 .net "A", 31 0, v0x555568bda590_0;  alias, 1 drivers
v0x555568d0cfc0_0 .net "B", 31 0, v0x555568bda630_0;  alias, 1 drivers
L_0x7f38a6a73338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568d0b170_0 .net "Cin", 0 0, L_0x7f38a6a73338;  1 drivers
v0x555568d07270_0 .net "Cout", 0 0, L_0x5555690db9b0;  1 drivers
v0x555568d06f50_0 .net "Sum", 31 0, L_0x5555690dc480;  alias, 1 drivers
v0x555568cf9240_0 .net "carry", 6 0, L_0x5555690d9b40;  1 drivers
L_0x5555690cbba0 .part v0x555568bda590_0, 0, 4;
L_0x5555690cbc40 .part v0x555568bda630_0, 0, 4;
L_0x5555690cdfe0 .part v0x555568bda590_0, 4, 4;
L_0x5555690ce080 .part v0x555568bda630_0, 4, 4;
L_0x5555690ce1b0 .part L_0x5555690d9b40, 0, 1;
L_0x5555690d0590 .part v0x555568bda590_0, 8, 4;
L_0x5555690d0670 .part v0x555568bda630_0, 8, 4;
L_0x5555690d0710 .part L_0x5555690d9b40, 1, 1;
L_0x5555690d2b50 .part v0x555568bda590_0, 12, 4;
L_0x5555690d2bf0 .part v0x555568bda630_0, 12, 4;
L_0x5555690d2c90 .part L_0x5555690d9b40, 2, 1;
L_0x5555690d5020 .part v0x555568bda590_0, 16, 4;
L_0x5555690d5130 .part v0x555568bda630_0, 16, 4;
L_0x5555690d51d0 .part L_0x5555690d9b40, 3, 1;
L_0x5555690d7580 .part v0x555568bda590_0, 20, 4;
L_0x5555690d7620 .part v0x555568bda630_0, 20, 4;
L_0x5555690d7750 .part L_0x5555690d9b40, 4, 1;
L_0x5555690d9aa0 .part v0x555568bda590_0, 24, 4;
L_0x5555690d9be0 .part v0x555568bda630_0, 24, 4;
L_0x5555690d9c80 .part L_0x5555690d9b40, 5, 1;
LS_0x5555690d9b40_0_0 .concat8 [ 1 1 1 1], L_0x5555690cb480, L_0x5555690cd8c0, L_0x5555690cfe70, L_0x5555690d2430;
LS_0x5555690d9b40_0_4 .concat8 [ 1 1 1 0], L_0x5555690d4900, L_0x5555690d6e60, L_0x5555690d9380;
L_0x5555690d9b40 .concat8 [ 4 3 0 0], LS_0x5555690d9b40_0_0, LS_0x5555690d9b40_0_4;
L_0x5555690dc080 .part v0x555568bda590_0, 28, 4;
L_0x5555690dc1e0 .part v0x555568bda630_0, 28, 4;
L_0x5555690dc280 .part L_0x5555690d9b40, 6, 1;
LS_0x5555690dc480_0_0 .concat8 [ 4 4 4 4], L_0x5555690cbb00, L_0x5555690cdf40, L_0x5555690d04f0, L_0x5555690d2ab0;
LS_0x5555690dc480_0_4 .concat8 [ 4 4 4 4], L_0x5555690d4f80, L_0x5555690d74e0, L_0x5555690d9a00, L_0x5555690dbfe0;
L_0x5555690dc480 .concat8 [ 16 16 0 0], LS_0x5555690dc480_0_0, LS_0x5555690dc480_0_4;
S_0x555568deee50 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568dece30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ca6e90_0 .net "A", 3 0, L_0x5555690cbba0;  1 drivers
v0x555568c9f3b0_0 .net "B", 3 0, L_0x5555690cbc40;  1 drivers
v0x555568ca4c20_0 .net "Cin", 0 0, L_0x7f38a6a73338;  alias, 1 drivers
v0x555568ca4430_0 .net "Cout", 0 0, L_0x5555690cb480;  1 drivers
v0x555568ca4500_0 .net "Sum", 3 0, L_0x5555690cbb00;  1 drivers
v0x555568ca2060_0 .net "carry", 2 0, L_0x5555690caf80;  1 drivers
L_0x5555690c9e30 .part L_0x5555690cbba0, 0, 1;
L_0x5555690c9ed0 .part L_0x5555690cbc40, 0, 1;
L_0x5555690ca3e0 .part L_0x5555690cbba0, 1, 1;
L_0x5555690ca510 .part L_0x5555690cbc40, 1, 1;
L_0x5555690ca640 .part L_0x5555690caf80, 0, 1;
L_0x5555690cabf0 .part L_0x5555690cbba0, 2, 1;
L_0x5555690cad60 .part L_0x5555690cbc40, 2, 1;
L_0x5555690cae90 .part L_0x5555690caf80, 1, 1;
L_0x5555690caf80 .concat8 [ 1 1 1 0], L_0x5555690c9d20, L_0x5555690ca290, L_0x5555690caaa0;
L_0x5555690cb5e0 .part L_0x5555690cbba0, 3, 1;
L_0x5555690cb7a0 .part L_0x5555690cbc40, 3, 1;
L_0x5555690cb960 .part L_0x5555690caf80, 2, 1;
L_0x5555690cbb00 .concat8 [ 1 1 1 1], L_0x5555690c9a70, L_0x5555690c9fe0, L_0x5555690ca750, L_0x5555690cb130;
S_0x555568df3950 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568deee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c9a00 .functor XOR 1, L_0x5555690c9e30, L_0x5555690c9ed0, C4<0>, C4<0>;
L_0x5555690c9a70 .functor XOR 1, L_0x5555690c9a00, L_0x7f38a6a73338, C4<0>, C4<0>;
L_0x5555690c9b30 .functor AND 1, L_0x5555690c9e30, L_0x5555690c9ed0, C4<1>, C4<1>;
L_0x5555690c9c40 .functor XOR 1, L_0x5555690c9e30, L_0x5555690c9ed0, C4<0>, C4<0>;
L_0x5555690c9cb0 .functor AND 1, L_0x7f38a6a73338, L_0x5555690c9c40, C4<1>, C4<1>;
L_0x5555690c9d20 .functor OR 1, L_0x5555690c9b30, L_0x5555690c9cb0, C4<0>, C4<0>;
v0x555568c85e50_0 .net "A", 0 0, L_0x5555690c9e30;  1 drivers
v0x555568c85bd0_0 .net "B", 0 0, L_0x5555690c9ed0;  1 drivers
v0x555568c85c70_0 .net "Cin", 0 0, L_0x7f38a6a73338;  alias, 1 drivers
v0x555568c7aec0_0 .net "Cout", 0 0, L_0x5555690c9d20;  1 drivers
v0x555568c7af80_0 .net "Sum", 0 0, L_0x5555690c9a70;  1 drivers
v0x555568c7a9c0_0 .net *"_ivl_0", 0 0, L_0x5555690c9a00;  1 drivers
v0x555568c7aa80_0 .net *"_ivl_4", 0 0, L_0x5555690c9b30;  1 drivers
v0x555568c7a760_0 .net *"_ivl_6", 0 0, L_0x5555690c9c40;  1 drivers
v0x555568cb7ef0_0 .net *"_ivl_8", 0 0, L_0x5555690c9cb0;  1 drivers
S_0x555568de3ba0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568deee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c9f70 .functor XOR 1, L_0x5555690ca3e0, L_0x5555690ca510, C4<0>, C4<0>;
L_0x5555690c9fe0 .functor XOR 1, L_0x5555690c9f70, L_0x5555690ca640, C4<0>, C4<0>;
L_0x5555690ca050 .functor AND 1, L_0x5555690ca3e0, L_0x5555690ca510, C4<1>, C4<1>;
L_0x5555690ca110 .functor XOR 1, L_0x5555690ca3e0, L_0x5555690ca510, C4<0>, C4<0>;
L_0x5555690ca180 .functor AND 1, L_0x5555690ca640, L_0x5555690ca110, C4<1>, C4<1>;
L_0x5555690ca290 .functor OR 1, L_0x5555690ca050, L_0x5555690ca180, C4<0>, C4<0>;
v0x555568cb6230_0 .net "A", 0 0, L_0x5555690ca3e0;  1 drivers
v0x555568cbdcb0_0 .net "B", 0 0, L_0x5555690ca510;  1 drivers
v0x555568cbdd70_0 .net "Cin", 0 0, L_0x5555690ca640;  1 drivers
v0x555568cbd510_0 .net "Cout", 0 0, L_0x5555690ca290;  1 drivers
v0x555568cbd5d0_0 .net "Sum", 0 0, L_0x5555690c9fe0;  1 drivers
v0x555568cb5b70_0 .net *"_ivl_0", 0 0, L_0x5555690c9f70;  1 drivers
v0x555568cb5c30_0 .net *"_ivl_4", 0 0, L_0x5555690ca050;  1 drivers
v0x555568cbb2a0_0 .net *"_ivl_6", 0 0, L_0x5555690ca110;  1 drivers
v0x555568cbaab0_0 .net *"_ivl_8", 0 0, L_0x5555690ca180;  1 drivers
S_0x555568de4c50 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568deee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ca6e0 .functor XOR 1, L_0x5555690cabf0, L_0x5555690cad60, C4<0>, C4<0>;
L_0x5555690ca750 .functor XOR 1, L_0x5555690ca6e0, L_0x5555690cae90, C4<0>, C4<0>;
L_0x5555690ca810 .functor AND 1, L_0x5555690cabf0, L_0x5555690cad60, C4<1>, C4<1>;
L_0x5555690ca920 .functor XOR 1, L_0x5555690cabf0, L_0x5555690cad60, C4<0>, C4<0>;
L_0x5555690ca990 .functor AND 1, L_0x5555690cae90, L_0x5555690ca920, C4<1>, C4<1>;
L_0x5555690caaa0 .functor OR 1, L_0x5555690ca810, L_0x5555690ca990, C4<0>, C4<0>;
v0x555568cb8790_0 .net "A", 0 0, L_0x5555690cabf0;  1 drivers
v0x555568caceb0_0 .net "B", 0 0, L_0x5555690cad60;  1 drivers
v0x555568cacf70_0 .net "Cin", 0 0, L_0x5555690cae90;  1 drivers
v0x555568cab050_0 .net "Cout", 0 0, L_0x5555690caaa0;  1 drivers
v0x555568cab110_0 .net "Sum", 0 0, L_0x5555690ca750;  1 drivers
v0x555568cb2c70_0 .net *"_ivl_0", 0 0, L_0x5555690ca6e0;  1 drivers
v0x555568cb2d30_0 .net *"_ivl_4", 0 0, L_0x5555690ca810;  1 drivers
v0x555568cb24d0_0 .net *"_ivl_6", 0 0, L_0x5555690ca920;  1 drivers
v0x555568caa9f0_0 .net *"_ivl_8", 0 0, L_0x5555690ca990;  1 drivers
S_0x555568c69550 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568deee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690cb0c0 .functor XOR 1, L_0x5555690cb5e0, L_0x5555690cb7a0, C4<0>, C4<0>;
L_0x5555690cb130 .functor XOR 1, L_0x5555690cb0c0, L_0x5555690cb960, C4<0>, C4<0>;
L_0x5555690cb1f0 .functor AND 1, L_0x5555690cb5e0, L_0x5555690cb7a0, C4<1>, C4<1>;
L_0x5555690cb300 .functor XOR 1, L_0x5555690cb5e0, L_0x5555690cb7a0, C4<0>, C4<0>;
L_0x5555690cb370 .functor AND 1, L_0x5555690cb960, L_0x5555690cb300, C4<1>, C4<1>;
L_0x5555690cb480 .functor OR 1, L_0x5555690cb1f0, L_0x5555690cb370, C4<0>, C4<0>;
v0x555568cb0310_0 .net "A", 0 0, L_0x5555690cb5e0;  1 drivers
v0x555568cafa70_0 .net "B", 0 0, L_0x5555690cb7a0;  1 drivers
v0x555568cafb10_0 .net "Cin", 0 0, L_0x5555690cb960;  1 drivers
v0x555568cad6a0_0 .net "Cout", 0 0, L_0x5555690cb480;  alias, 1 drivers
v0x555568cad760_0 .net "Sum", 0 0, L_0x5555690cb130;  1 drivers
v0x555568ca1870_0 .net *"_ivl_0", 0 0, L_0x5555690cb0c0;  1 drivers
v0x555568ca1930_0 .net *"_ivl_4", 0 0, L_0x5555690cb1f0;  1 drivers
v0x555568c9fa10_0 .net *"_ivl_6", 0 0, L_0x5555690cb300;  1 drivers
v0x555568ca7630_0 .net *"_ivl_8", 0 0, L_0x5555690cb370;  1 drivers
S_0x555568c6c110 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568dece30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568c72110_0 .net "A", 3 0, L_0x5555690cdfe0;  1 drivers
v0x555568c79d30_0 .net "B", 3 0, L_0x5555690ce080;  1 drivers
v0x555568c79590_0 .net "Cin", 0 0, L_0x5555690ce1b0;  1 drivers
v0x555568c71ab0_0 .net "Cout", 0 0, L_0x5555690cd8c0;  1 drivers
v0x555568c71b80_0 .net "Sum", 3 0, L_0x5555690cdf40;  1 drivers
v0x555568c77320_0 .net "carry", 2 0, L_0x5555690cd3c0;  1 drivers
L_0x5555690cc150 .part L_0x5555690cdfe0, 0, 1;
L_0x5555690cc280 .part L_0x5555690ce080, 0, 1;
L_0x5555690cc820 .part L_0x5555690cdfe0, 1, 1;
L_0x5555690cc950 .part L_0x5555690ce080, 1, 1;
L_0x5555690cca80 .part L_0x5555690cd3c0, 0, 1;
L_0x5555690cd030 .part L_0x5555690cdfe0, 2, 1;
L_0x5555690cd1a0 .part L_0x5555690ce080, 2, 1;
L_0x5555690cd2d0 .part L_0x5555690cd3c0, 1, 1;
L_0x5555690cd3c0 .concat8 [ 1 1 1 0], L_0x5555690cc000, L_0x5555690cc6d0, L_0x5555690ccee0;
L_0x5555690cda20 .part L_0x5555690cdfe0, 3, 1;
L_0x5555690cdbe0 .part L_0x5555690ce080, 3, 1;
L_0x5555690cdda0 .part L_0x5555690cd3c0, 2, 1;
L_0x5555690cdf40 .concat8 [ 1 1 1 1], L_0x5555690cbd50, L_0x5555690cc420, L_0x5555690ccb90, L_0x5555690cd570;
S_0x555568de26b0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568c6c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690cbce0 .functor XOR 1, L_0x5555690cc150, L_0x5555690cc280, C4<0>, C4<0>;
L_0x5555690cbd50 .functor XOR 1, L_0x5555690cbce0, L_0x5555690ce1b0, C4<0>, C4<0>;
L_0x5555690cbdc0 .functor AND 1, L_0x5555690cc150, L_0x5555690cc280, C4<1>, C4<1>;
L_0x5555690cbed0 .functor XOR 1, L_0x5555690cc150, L_0x5555690cc280, C4<0>, C4<0>;
L_0x5555690cbf40 .functor AND 1, L_0x5555690ce1b0, L_0x5555690cbed0, C4<1>, C4<1>;
L_0x5555690cc000 .functor OR 1, L_0x5555690cbdc0, L_0x5555690cbf40, C4<0>, C4<0>;
v0x555568c94480_0 .net "A", 0 0, L_0x5555690cc150;  1 drivers
v0x555568c9bff0_0 .net "B", 0 0, L_0x5555690cc280;  1 drivers
v0x555568c9c0b0_0 .net "Cin", 0 0, L_0x5555690ce1b0;  alias, 1 drivers
v0x555568c9b850_0 .net "Cout", 0 0, L_0x5555690cc000;  1 drivers
v0x555568c9b910_0 .net "Sum", 0 0, L_0x5555690cbd50;  1 drivers
v0x555568c93d70_0 .net *"_ivl_0", 0 0, L_0x5555690cbce0;  1 drivers
v0x555568c93e30_0 .net *"_ivl_4", 0 0, L_0x5555690cbdc0;  1 drivers
v0x555568c995e0_0 .net *"_ivl_6", 0 0, L_0x5555690cbed0;  1 drivers
v0x555568c98df0_0 .net *"_ivl_8", 0 0, L_0x5555690cbf40;  1 drivers
S_0x555568dc9620 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568c6c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690cc3b0 .functor XOR 1, L_0x5555690cc820, L_0x5555690cc950, C4<0>, C4<0>;
L_0x5555690cc420 .functor XOR 1, L_0x5555690cc3b0, L_0x5555690cca80, C4<0>, C4<0>;
L_0x5555690cc490 .functor AND 1, L_0x5555690cc820, L_0x5555690cc950, C4<1>, C4<1>;
L_0x5555690cc550 .functor XOR 1, L_0x5555690cc820, L_0x5555690cc950, C4<0>, C4<0>;
L_0x5555690cc5c0 .functor AND 1, L_0x5555690cca80, L_0x5555690cc550, C4<1>, C4<1>;
L_0x5555690cc6d0 .functor OR 1, L_0x5555690cc490, L_0x5555690cc5c0, C4<0>, C4<0>;
v0x555568c96ad0_0 .net "A", 0 0, L_0x5555690cc820;  1 drivers
v0x555568c8abf0_0 .net "B", 0 0, L_0x5555690cc950;  1 drivers
v0x555568c8ac90_0 .net "Cin", 0 0, L_0x5555690cca80;  1 drivers
v0x555568c88d90_0 .net "Cout", 0 0, L_0x5555690cc6d0;  1 drivers
v0x555568c88e50_0 .net "Sum", 0 0, L_0x5555690cc420;  1 drivers
v0x555568c909b0_0 .net *"_ivl_0", 0 0, L_0x5555690cc3b0;  1 drivers
v0x555568c90a70_0 .net *"_ivl_4", 0 0, L_0x5555690cc490;  1 drivers
v0x555568c90210_0 .net *"_ivl_6", 0 0, L_0x5555690cc550;  1 drivers
v0x555568c88730_0 .net *"_ivl_8", 0 0, L_0x5555690cc5c0;  1 drivers
S_0x555568dcc030 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568c6c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ccb20 .functor XOR 1, L_0x5555690cd030, L_0x5555690cd1a0, C4<0>, C4<0>;
L_0x5555690ccb90 .functor XOR 1, L_0x5555690ccb20, L_0x5555690cd2d0, C4<0>, C4<0>;
L_0x5555690ccc50 .functor AND 1, L_0x5555690cd030, L_0x5555690cd1a0, C4<1>, C4<1>;
L_0x5555690ccd60 .functor XOR 1, L_0x5555690cd030, L_0x5555690cd1a0, C4<0>, C4<0>;
L_0x5555690ccdd0 .functor AND 1, L_0x5555690cd2d0, L_0x5555690ccd60, C4<1>, C4<1>;
L_0x5555690ccee0 .functor OR 1, L_0x5555690ccc50, L_0x5555690ccdd0, C4<0>, C4<0>;
v0x555568c8e050_0 .net "A", 0 0, L_0x5555690cd030;  1 drivers
v0x555568c8d7b0_0 .net "B", 0 0, L_0x5555690cd1a0;  1 drivers
v0x555568c8d850_0 .net "Cin", 0 0, L_0x5555690cd2d0;  1 drivers
v0x555568c8b3e0_0 .net "Cout", 0 0, L_0x5555690ccee0;  1 drivers
v0x555568c8b4a0_0 .net "Sum", 0 0, L_0x5555690ccb90;  1 drivers
v0x555568c7f5b0_0 .net *"_ivl_0", 0 0, L_0x5555690ccb20;  1 drivers
v0x555568c7f670_0 .net *"_ivl_4", 0 0, L_0x5555690ccc50;  1 drivers
v0x555568c7d750_0 .net *"_ivl_6", 0 0, L_0x5555690ccd60;  1 drivers
v0x555568c85370_0 .net *"_ivl_8", 0 0, L_0x5555690ccdd0;  1 drivers
S_0x555568dd20a0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568c6c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690cd500 .functor XOR 1, L_0x5555690cda20, L_0x5555690cdbe0, C4<0>, C4<0>;
L_0x5555690cd570 .functor XOR 1, L_0x5555690cd500, L_0x5555690cdda0, C4<0>, C4<0>;
L_0x5555690cd630 .functor AND 1, L_0x5555690cda20, L_0x5555690cdbe0, C4<1>, C4<1>;
L_0x5555690cd740 .functor XOR 1, L_0x5555690cda20, L_0x5555690cdbe0, C4<0>, C4<0>;
L_0x5555690cd7b0 .functor AND 1, L_0x5555690cdda0, L_0x5555690cd740, C4<1>, C4<1>;
L_0x5555690cd8c0 .functor OR 1, L_0x5555690cd630, L_0x5555690cd7b0, C4<0>, C4<0>;
v0x555568c84c80_0 .net "A", 0 0, L_0x5555690cda20;  1 drivers
v0x555568c7d0f0_0 .net "B", 0 0, L_0x5555690cdbe0;  1 drivers
v0x555568c7d1b0_0 .net "Cin", 0 0, L_0x5555690cdda0;  1 drivers
v0x555568c82960_0 .net "Cout", 0 0, L_0x5555690cd8c0;  alias, 1 drivers
v0x555568c82a20_0 .net "Sum", 0 0, L_0x5555690cd570;  1 drivers
v0x555568c82170_0 .net *"_ivl_0", 0 0, L_0x5555690cd500;  1 drivers
v0x555568c82230_0 .net *"_ivl_4", 0 0, L_0x5555690cd630;  1 drivers
v0x555568c7fda0_0 .net *"_ivl_6", 0 0, L_0x5555690cd740;  1 drivers
v0x555568c73f70_0 .net *"_ivl_8", 0 0, L_0x5555690cd7b0;  1 drivers
S_0x555568dd4c60 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568dece30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568dc1920_0 .net "A", 3 0, L_0x5555690d0590;  1 drivers
v0x555568dc1420_0 .net "B", 3 0, L_0x5555690d0670;  1 drivers
v0x555568dc11c0_0 .net "Cin", 0 0, L_0x5555690d0710;  1 drivers
v0x555568dc0ff0_0 .net "Cout", 0 0, L_0x5555690cfe70;  1 drivers
v0x555568dc10c0_0 .net "Sum", 3 0, L_0x5555690d04f0;  1 drivers
v0x555568db62e0_0 .net "carry", 2 0, L_0x5555690cf970;  1 drivers
L_0x5555690ce700 .part L_0x5555690d0590, 0, 1;
L_0x5555690ce830 .part L_0x5555690d0670, 0, 1;
L_0x5555690cedd0 .part L_0x5555690d0590, 1, 1;
L_0x5555690cef00 .part L_0x5555690d0670, 1, 1;
L_0x5555690cf030 .part L_0x5555690cf970, 0, 1;
L_0x5555690cf5e0 .part L_0x5555690d0590, 2, 1;
L_0x5555690cf750 .part L_0x5555690d0670, 2, 1;
L_0x5555690cf880 .part L_0x5555690cf970, 1, 1;
L_0x5555690cf970 .concat8 [ 1 1 1 0], L_0x5555690ce5b0, L_0x5555690cec80, L_0x5555690cf490;
L_0x5555690cffd0 .part L_0x5555690d0590, 3, 1;
L_0x5555690d0190 .part L_0x5555690d0670, 3, 1;
L_0x5555690d0350 .part L_0x5555690cf970, 2, 1;
L_0x5555690d04f0 .concat8 [ 1 1 1 1], L_0x5555690ce350, L_0x5555690ce9d0, L_0x5555690cf140, L_0x5555690cfb20;
S_0x555568dd7670 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568dd4c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ce2e0 .functor XOR 1, L_0x5555690ce700, L_0x5555690ce830, C4<0>, C4<0>;
L_0x5555690ce350 .functor XOR 1, L_0x5555690ce2e0, L_0x5555690d0710, C4<0>, C4<0>;
L_0x5555690ce3c0 .functor AND 1, L_0x5555690ce700, L_0x5555690ce830, C4<1>, C4<1>;
L_0x5555690ce480 .functor XOR 1, L_0x5555690ce700, L_0x5555690ce830, C4<0>, C4<0>;
L_0x5555690ce4f0 .functor AND 1, L_0x5555690d0710, L_0x5555690ce480, C4<1>, C4<1>;
L_0x5555690ce5b0 .functor OR 1, L_0x5555690ce3c0, L_0x5555690ce4f0, C4<0>, C4<0>;
v0x555568c74810_0 .net "A", 0 0, L_0x5555690ce700;  1 drivers
v0x555568c68cb0_0 .net "B", 0 0, L_0x5555690ce830;  1 drivers
v0x555568c68d50_0 .net "Cin", 0 0, L_0x5555690d0710;  alias, 1 drivers
v0x555568c66e50_0 .net "Cout", 0 0, L_0x5555690ce5b0;  1 drivers
v0x555568c66f10_0 .net "Sum", 0 0, L_0x5555690ce350;  1 drivers
v0x555568c6e8c0_0 .net *"_ivl_0", 0 0, L_0x5555690ce2e0;  1 drivers
v0x555568c6e980_0 .net *"_ivl_4", 0 0, L_0x5555690ce3c0;  1 drivers
v0x555568c6e4c0_0 .net *"_ivl_6", 0 0, L_0x5555690ce480;  1 drivers
v0x555568c6e120_0 .net *"_ivl_8", 0 0, L_0x5555690ce4f0;  1 drivers
S_0x555568ddd0e0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568dd4c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ce960 .functor XOR 1, L_0x5555690cedd0, L_0x5555690cef00, C4<0>, C4<0>;
L_0x5555690ce9d0 .functor XOR 1, L_0x5555690ce960, L_0x5555690cf030, C4<0>, C4<0>;
L_0x5555690cea40 .functor AND 1, L_0x5555690cedd0, L_0x5555690cef00, C4<1>, C4<1>;
L_0x5555690ceb00 .functor XOR 1, L_0x5555690cedd0, L_0x5555690cef00, C4<0>, C4<0>;
L_0x5555690ceb70 .functor AND 1, L_0x5555690cf030, L_0x5555690ceb00, C4<1>, C4<1>;
L_0x5555690cec80 .functor OR 1, L_0x5555690cea40, L_0x5555690ceb70, C4<0>, C4<0>;
v0x555568c66930_0 .net "A", 0 0, L_0x5555690cedd0;  1 drivers
v0x555568c6beb0_0 .net "B", 0 0, L_0x5555690cef00;  1 drivers
v0x555568c6bf70_0 .net "Cin", 0 0, L_0x5555690cf030;  1 drivers
v0x555568c6b6c0_0 .net "Cout", 0 0, L_0x5555690cec80;  1 drivers
v0x555568c6b780_0 .net "Sum", 0 0, L_0x5555690ce9d0;  1 drivers
v0x555568c69380_0 .net *"_ivl_0", 0 0, L_0x5555690ce960;  1 drivers
v0x555568c69440_0 .net *"_ivl_4", 0 0, L_0x5555690cea40;  1 drivers
v0x555568cc8d10_0 .net *"_ivl_6", 0 0, L_0x5555690ceb00;  1 drivers
v0x555568d9ed30_0 .net *"_ivl_8", 0 0, L_0x5555690ceb70;  1 drivers
S_0x555568ddfca0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568dd4c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690cf0d0 .functor XOR 1, L_0x5555690cf5e0, L_0x5555690cf750, C4<0>, C4<0>;
L_0x5555690cf140 .functor XOR 1, L_0x5555690cf0d0, L_0x5555690cf880, C4<0>, C4<0>;
L_0x5555690cf200 .functor AND 1, L_0x5555690cf5e0, L_0x5555690cf750, C4<1>, C4<1>;
L_0x5555690cf310 .functor XOR 1, L_0x5555690cf5e0, L_0x5555690cf750, C4<0>, C4<0>;
L_0x5555690cf380 .functor AND 1, L_0x5555690cf880, L_0x5555690cf310, C4<1>, C4<1>;
L_0x5555690cf490 .functor OR 1, L_0x5555690cf200, L_0x5555690cf380, C4<0>, C4<0>;
v0x555568de3190_0 .net "A", 0 0, L_0x5555690cf5e0;  1 drivers
v0x555568de2e80_0 .net "B", 0 0, L_0x5555690cf750;  1 drivers
v0x555568de2f40_0 .net "Cin", 0 0, L_0x5555690cf880;  1 drivers
v0x555568de2cb0_0 .net "Cout", 0 0, L_0x5555690cf490;  1 drivers
v0x555568de2d70_0 .net "Sum", 0 0, L_0x5555690cf140;  1 drivers
v0x555568dd85a0_0 .net *"_ivl_0", 0 0, L_0x5555690cf0d0;  1 drivers
v0x555568dd8660_0 .net *"_ivl_4", 0 0, L_0x5555690cf200;  1 drivers
v0x555568dd80a0_0 .net *"_ivl_6", 0 0, L_0x5555690cf310;  1 drivers
v0x555568dd7e40_0 .net *"_ivl_8", 0 0, L_0x5555690cf380;  1 drivers
S_0x555568dc6a60 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568dd4c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690cfab0 .functor XOR 1, L_0x5555690cffd0, L_0x5555690d0190, C4<0>, C4<0>;
L_0x5555690cfb20 .functor XOR 1, L_0x5555690cfab0, L_0x5555690d0350, C4<0>, C4<0>;
L_0x5555690cfbe0 .functor AND 1, L_0x5555690cffd0, L_0x5555690d0190, C4<1>, C4<1>;
L_0x5555690cfcf0 .functor XOR 1, L_0x5555690cffd0, L_0x5555690d0190, C4<0>, C4<0>;
L_0x5555690cfd60 .functor AND 1, L_0x5555690d0350, L_0x5555690cfcf0, C4<1>, C4<1>;
L_0x5555690cfe70 .functor OR 1, L_0x5555690cfbe0, L_0x5555690cfd60, C4<0>, C4<0>;
v0x555568d94110_0 .net "A", 0 0, L_0x5555690cffd0;  1 drivers
v0x555568dd7c70_0 .net "B", 0 0, L_0x5555690d0190;  1 drivers
v0x555568dd7d10_0 .net "Cin", 0 0, L_0x5555690d0350;  1 drivers
v0x555568dccf60_0 .net "Cout", 0 0, L_0x5555690cfe70;  alias, 1 drivers
v0x555568dcd020_0 .net "Sum", 0 0, L_0x5555690cfb20;  1 drivers
v0x555568dcca60_0 .net *"_ivl_0", 0 0, L_0x5555690cfab0;  1 drivers
v0x555568dccb20_0 .net *"_ivl_4", 0 0, L_0x5555690cfbe0;  1 drivers
v0x555568dcc800_0 .net *"_ivl_6", 0 0, L_0x5555690cfcf0;  1 drivers
v0x555568dcc630_0 .net *"_ivl_8", 0 0, L_0x5555690cfd60;  1 drivers
S_0x555568da9d70 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568dece30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568dd4210_0 .net "A", 3 0, L_0x5555690d2b50;  1 drivers
v0x555568dd1e40_0 .net "B", 3 0, L_0x5555690d2bf0;  1 drivers
v0x555568dc6010_0 .net "Cin", 0 0, L_0x5555690d2c90;  1 drivers
v0x555568dc41b0_0 .net "Cout", 0 0, L_0x5555690d2430;  1 drivers
v0x555568dc4280_0 .net "Sum", 3 0, L_0x5555690d2ab0;  1 drivers
v0x555568dcbdd0_0 .net "carry", 2 0, L_0x5555690d1f30;  1 drivers
L_0x5555690d0cc0 .part L_0x5555690d2b50, 0, 1;
L_0x5555690d0df0 .part L_0x5555690d2bf0, 0, 1;
L_0x5555690d1390 .part L_0x5555690d2b50, 1, 1;
L_0x5555690d14c0 .part L_0x5555690d2bf0, 1, 1;
L_0x5555690d15f0 .part L_0x5555690d1f30, 0, 1;
L_0x5555690d1ba0 .part L_0x5555690d2b50, 2, 1;
L_0x5555690d1d10 .part L_0x5555690d2bf0, 2, 1;
L_0x5555690d1e40 .part L_0x5555690d1f30, 1, 1;
L_0x5555690d1f30 .concat8 [ 1 1 1 0], L_0x5555690d0bb0, L_0x5555690d1240, L_0x5555690d1a50;
L_0x5555690d2590 .part L_0x5555690d2b50, 3, 1;
L_0x5555690d2750 .part L_0x5555690d2bf0, 3, 1;
L_0x5555690d2910 .part L_0x5555690d1f30, 2, 1;
L_0x5555690d2ab0 .concat8 [ 1 1 1 1], L_0x5555690d0900, L_0x5555690d0f90, L_0x5555690d1700, L_0x5555690d20e0;
S_0x555568dafde0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568da9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d0890 .functor XOR 1, L_0x5555690d0cc0, L_0x5555690d0df0, C4<0>, C4<0>;
L_0x5555690d0900 .functor XOR 1, L_0x5555690d0890, L_0x5555690d2c90, C4<0>, C4<0>;
L_0x5555690d0970 .functor AND 1, L_0x5555690d0cc0, L_0x5555690d0df0, C4<1>, C4<1>;
L_0x5555690d0a80 .functor XOR 1, L_0x5555690d0cc0, L_0x5555690d0df0, C4<0>, C4<0>;
L_0x5555690d0af0 .functor AND 1, L_0x5555690d2c90, L_0x5555690d0a80, C4<1>, C4<1>;
L_0x5555690d0bb0 .functor OR 1, L_0x5555690d0970, L_0x5555690d0af0, C4<0>, C4<0>;
v0x555568db5c30_0 .net "A", 0 0, L_0x5555690d0cc0;  1 drivers
v0x555568d93a90_0 .net "B", 0 0, L_0x5555690d0df0;  1 drivers
v0x555568d93b30_0 .net "Cin", 0 0, L_0x5555690d2c90;  alias, 1 drivers
v0x555568db59b0_0 .net "Cout", 0 0, L_0x5555690d0bb0;  1 drivers
v0x555568db5a70_0 .net "Sum", 0 0, L_0x5555690d0900;  1 drivers
v0x555568daaca0_0 .net *"_ivl_0", 0 0, L_0x5555690d0890;  1 drivers
v0x555568daad60_0 .net *"_ivl_4", 0 0, L_0x5555690d0970;  1 drivers
v0x555568daa7a0_0 .net *"_ivl_6", 0 0, L_0x5555690d0a80;  1 drivers
v0x555568daa540_0 .net *"_ivl_8", 0 0, L_0x5555690d0af0;  1 drivers
S_0x555568db29a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568da9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d0f20 .functor XOR 1, L_0x5555690d1390, L_0x5555690d14c0, C4<0>, C4<0>;
L_0x5555690d0f90 .functor XOR 1, L_0x5555690d0f20, L_0x5555690d15f0, C4<0>, C4<0>;
L_0x5555690d1000 .functor AND 1, L_0x5555690d1390, L_0x5555690d14c0, C4<1>, C4<1>;
L_0x5555690d10c0 .functor XOR 1, L_0x5555690d1390, L_0x5555690d14c0, C4<0>, C4<0>;
L_0x5555690d1130 .functor AND 1, L_0x5555690d15f0, L_0x5555690d10c0, C4<1>, C4<1>;
L_0x5555690d1240 .functor OR 1, L_0x5555690d1000, L_0x5555690d1130, C4<0>, C4<0>;
v0x555568daa420_0 .net "A", 0 0, L_0x5555690d1390;  1 drivers
v0x555568d9f660_0 .net "B", 0 0, L_0x5555690d14c0;  1 drivers
v0x555568d9f720_0 .net "Cin", 0 0, L_0x5555690d15f0;  1 drivers
v0x555568d9f160_0 .net "Cout", 0 0, L_0x5555690d1240;  1 drivers
v0x555568d9f220_0 .net "Sum", 0 0, L_0x5555690d0f90;  1 drivers
v0x555568d9ef00_0 .net *"_ivl_0", 0 0, L_0x5555690d0f20;  1 drivers
v0x555568d9efc0_0 .net *"_ivl_4", 0 0, L_0x5555690d1000;  1 drivers
v0x555568ddc690_0 .net *"_ivl_6", 0 0, L_0x5555690d10c0;  1 drivers
v0x555568dda920_0 .net *"_ivl_8", 0 0, L_0x5555690d1130;  1 drivers
S_0x555568db53b0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568da9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d1690 .functor XOR 1, L_0x5555690d1ba0, L_0x5555690d1d10, C4<0>, C4<0>;
L_0x5555690d1700 .functor XOR 1, L_0x5555690d1690, L_0x5555690d1e40, C4<0>, C4<0>;
L_0x5555690d17c0 .functor AND 1, L_0x5555690d1ba0, L_0x5555690d1d10, C4<1>, C4<1>;
L_0x5555690d18d0 .functor XOR 1, L_0x5555690d1ba0, L_0x5555690d1d10, C4<0>, C4<0>;
L_0x5555690d1940 .functor AND 1, L_0x5555690d1e40, L_0x5555690d18d0, C4<1>, C4<1>;
L_0x5555690d1a50 .functor OR 1, L_0x5555690d17c0, L_0x5555690d1940, C4<0>, C4<0>;
v0x555568de2500_0 .net "A", 0 0, L_0x5555690d1ba0;  1 drivers
v0x555568de1cb0_0 .net "B", 0 0, L_0x5555690d1d10;  1 drivers
v0x555568de1d70_0 .net "Cin", 0 0, L_0x5555690d1e40;  1 drivers
v0x555568dda310_0 .net "Cout", 0 0, L_0x5555690d1a50;  1 drivers
v0x555568dda3d0_0 .net "Sum", 0 0, L_0x5555690d1700;  1 drivers
v0x555568ddfa40_0 .net *"_ivl_0", 0 0, L_0x5555690d1690;  1 drivers
v0x555568ddfb00_0 .net *"_ivl_4", 0 0, L_0x5555690d17c0;  1 drivers
v0x555568ddf250_0 .net *"_ivl_6", 0 0, L_0x5555690d18d0;  1 drivers
v0x555568ddce80_0 .net *"_ivl_8", 0 0, L_0x5555690d1940;  1 drivers
S_0x555568dbb420 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568da9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d2070 .functor XOR 1, L_0x5555690d2590, L_0x5555690d2750, C4<0>, C4<0>;
L_0x5555690d20e0 .functor XOR 1, L_0x5555690d2070, L_0x5555690d2910, C4<0>, C4<0>;
L_0x5555690d21a0 .functor AND 1, L_0x5555690d2590, L_0x5555690d2750, C4<1>, C4<1>;
L_0x5555690d22b0 .functor XOR 1, L_0x5555690d2590, L_0x5555690d2750, C4<0>, C4<0>;
L_0x5555690d2320 .functor AND 1, L_0x5555690d2910, L_0x5555690d22b0, C4<1>, C4<1>;
L_0x5555690d2430 .functor OR 1, L_0x5555690d21a0, L_0x5555690d2320, C4<0>, C4<0>;
v0x555568dd1700_0 .net "A", 0 0, L_0x5555690d2590;  1 drivers
v0x555568dcf7f0_0 .net "B", 0 0, L_0x5555690d2750;  1 drivers
v0x555568dcf890_0 .net "Cin", 0 0, L_0x5555690d2910;  1 drivers
v0x555568dd7410_0 .net "Cout", 0 0, L_0x5555690d2430;  alias, 1 drivers
v0x555568dd74d0_0 .net "Sum", 0 0, L_0x5555690d20e0;  1 drivers
v0x555568dd6c70_0 .net *"_ivl_0", 0 0, L_0x5555690d2070;  1 drivers
v0x555568dd6d30_0 .net *"_ivl_4", 0 0, L_0x5555690d21a0;  1 drivers
v0x555568dcf190_0 .net *"_ivl_6", 0 0, L_0x5555690d22b0;  1 drivers
v0x555568dd4a00_0 .net *"_ivl_8", 0 0, L_0x5555690d2320;  1 drivers
S_0x555568dbdfe0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568dece30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568da1890_0 .net "A", 3 0, L_0x5555690d5020;  1 drivers
v0x555568da7100_0 .net "B", 3 0, L_0x5555690d5130;  1 drivers
v0x555568da6910_0 .net "Cin", 0 0, L_0x5555690d51d0;  1 drivers
v0x555568da4540_0 .net "Cout", 0 0, L_0x5555690d4900;  1 drivers
v0x555568da4610_0 .net "Sum", 3 0, L_0x5555690d4f80;  1 drivers
v0x555568d98710_0 .net "carry", 2 0, L_0x5555690d4400;  1 drivers
L_0x5555690d3190 .part L_0x5555690d5020, 0, 1;
L_0x5555690d32c0 .part L_0x5555690d5130, 0, 1;
L_0x5555690d3860 .part L_0x5555690d5020, 1, 1;
L_0x5555690d3990 .part L_0x5555690d5130, 1, 1;
L_0x5555690d3ac0 .part L_0x5555690d4400, 0, 1;
L_0x5555690d4070 .part L_0x5555690d5020, 2, 1;
L_0x5555690d41e0 .part L_0x5555690d5130, 2, 1;
L_0x5555690d4310 .part L_0x5555690d4400, 1, 1;
L_0x5555690d4400 .concat8 [ 1 1 1 0], L_0x5555690d3040, L_0x5555690d3710, L_0x5555690d3f20;
L_0x5555690d4a60 .part L_0x5555690d5020, 3, 1;
L_0x5555690d4c20 .part L_0x5555690d5130, 3, 1;
L_0x5555690d4de0 .part L_0x5555690d4400, 2, 1;
L_0x5555690d4f80 .concat8 [ 1 1 1 1], L_0x5555690d2e30, L_0x5555690d3460, L_0x5555690d3bd0, L_0x5555690d45b0;
S_0x555568dc09f0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568dbdfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d2dc0 .functor XOR 1, L_0x5555690d3190, L_0x5555690d32c0, C4<0>, C4<0>;
L_0x5555690d2e30 .functor XOR 1, L_0x5555690d2dc0, L_0x5555690d51d0, C4<0>, C4<0>;
L_0x5555690d2ea0 .functor AND 1, L_0x5555690d3190, L_0x5555690d32c0, C4<1>, C4<1>;
L_0x5555690d2f10 .functor XOR 1, L_0x5555690d3190, L_0x5555690d32c0, C4<0>, C4<0>;
L_0x5555690d2f80 .functor AND 1, L_0x5555690d51d0, L_0x5555690d2f10, C4<1>, C4<1>;
L_0x5555690d3040 .functor OR 1, L_0x5555690d2ea0, L_0x5555690d2f80, C4<0>, C4<0>;
v0x555568dc3c00_0 .net "A", 0 0, L_0x5555690d3190;  1 drivers
v0x555568dc93c0_0 .net "B", 0 0, L_0x5555690d32c0;  1 drivers
v0x555568dc9460_0 .net "Cin", 0 0, L_0x5555690d51d0;  alias, 1 drivers
v0x555568dc8bd0_0 .net "Cout", 0 0, L_0x5555690d3040;  1 drivers
v0x555568dc8c90_0 .net "Sum", 0 0, L_0x5555690d2e30;  1 drivers
v0x555568dc6800_0 .net *"_ivl_0", 0 0, L_0x5555690d2dc0;  1 drivers
v0x555568dc68c0_0 .net *"_ivl_4", 0 0, L_0x5555690d2ea0;  1 drivers
v0x555568dba9d0_0 .net *"_ivl_6", 0 0, L_0x5555690d2f10;  1 drivers
v0x555568db8b70_0 .net *"_ivl_8", 0 0, L_0x5555690d2f80;  1 drivers
S_0x555568da7360 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568dbdfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d33f0 .functor XOR 1, L_0x5555690d3860, L_0x5555690d3990, C4<0>, C4<0>;
L_0x5555690d3460 .functor XOR 1, L_0x5555690d33f0, L_0x5555690d3ac0, C4<0>, C4<0>;
L_0x5555690d34d0 .functor AND 1, L_0x5555690d3860, L_0x5555690d3990, C4<1>, C4<1>;
L_0x5555690d3590 .functor XOR 1, L_0x5555690d3860, L_0x5555690d3990, C4<0>, C4<0>;
L_0x5555690d3600 .functor AND 1, L_0x5555690d3ac0, L_0x5555690d3590, C4<1>, C4<1>;
L_0x5555690d3710 .functor OR 1, L_0x5555690d34d0, L_0x5555690d3600, C4<0>, C4<0>;
v0x555568dc0840_0 .net "A", 0 0, L_0x5555690d3860;  1 drivers
v0x555568dbfff0_0 .net "B", 0 0, L_0x5555690d3990;  1 drivers
v0x555568dc00b0_0 .net "Cin", 0 0, L_0x5555690d3ac0;  1 drivers
v0x555568db8510_0 .net "Cout", 0 0, L_0x5555690d3710;  1 drivers
v0x555568db85d0_0 .net "Sum", 0 0, L_0x5555690d3460;  1 drivers
v0x555568dbdd80_0 .net *"_ivl_0", 0 0, L_0x5555690d33f0;  1 drivers
v0x555568dbde40_0 .net *"_ivl_4", 0 0, L_0x5555690d34d0;  1 drivers
v0x555568dbd590_0 .net *"_ivl_6", 0 0, L_0x5555690d3590;  1 drivers
v0x555568dbb1c0_0 .net *"_ivl_8", 0 0, L_0x5555690d3600;  1 drivers
S_0x555568d8dcf0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568dbdfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d3b60 .functor XOR 1, L_0x5555690d4070, L_0x5555690d41e0, C4<0>, C4<0>;
L_0x5555690d3bd0 .functor XOR 1, L_0x5555690d3b60, L_0x5555690d4310, C4<0>, C4<0>;
L_0x5555690d3c90 .functor AND 1, L_0x5555690d4070, L_0x5555690d41e0, C4<1>, C4<1>;
L_0x5555690d3da0 .functor XOR 1, L_0x5555690d4070, L_0x5555690d41e0, C4<0>, C4<0>;
L_0x5555690d3e10 .functor AND 1, L_0x5555690d4310, L_0x5555690d3da0, C4<1>, C4<1>;
L_0x5555690d3f20 .functor OR 1, L_0x5555690d3c90, L_0x5555690d3e10, C4<0>, C4<0>;
v0x555568daf440_0 .net "A", 0 0, L_0x5555690d4070;  1 drivers
v0x555568dad530_0 .net "B", 0 0, L_0x5555690d41e0;  1 drivers
v0x555568dad5f0_0 .net "Cin", 0 0, L_0x5555690d4310;  1 drivers
v0x555568db5150_0 .net "Cout", 0 0, L_0x5555690d3f20;  1 drivers
v0x555568db5210_0 .net "Sum", 0 0, L_0x5555690d3bd0;  1 drivers
v0x555568db49b0_0 .net *"_ivl_0", 0 0, L_0x5555690d3b60;  1 drivers
v0x555568db4a70_0 .net *"_ivl_4", 0 0, L_0x5555690d3c90;  1 drivers
v0x555568daced0_0 .net *"_ivl_6", 0 0, L_0x5555690d3da0;  1 drivers
v0x555568db2740_0 .net *"_ivl_8", 0 0, L_0x5555690d3e10;  1 drivers
S_0x555568d908b0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568dbdfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d4540 .functor XOR 1, L_0x5555690d4a60, L_0x5555690d4c20, C4<0>, C4<0>;
L_0x5555690d45b0 .functor XOR 1, L_0x5555690d4540, L_0x5555690d4de0, C4<0>, C4<0>;
L_0x5555690d4670 .functor AND 1, L_0x5555690d4a60, L_0x5555690d4c20, C4<1>, C4<1>;
L_0x5555690d4780 .functor XOR 1, L_0x5555690d4a60, L_0x5555690d4c20, C4<0>, C4<0>;
L_0x5555690d47f0 .functor AND 1, L_0x5555690d4de0, L_0x5555690d4780, C4<1>, C4<1>;
L_0x5555690d4900 .functor OR 1, L_0x5555690d4670, L_0x5555690d47f0, C4<0>, C4<0>;
v0x555568db2000_0 .net "A", 0 0, L_0x5555690d4a60;  1 drivers
v0x555568dafb80_0 .net "B", 0 0, L_0x5555690d4c20;  1 drivers
v0x555568dafc20_0 .net "Cin", 0 0, L_0x5555690d4de0;  1 drivers
v0x555568da3d50_0 .net "Cout", 0 0, L_0x5555690d4900;  alias, 1 drivers
v0x555568da3e10_0 .net "Sum", 0 0, L_0x5555690d45b0;  1 drivers
v0x555568da1ef0_0 .net *"_ivl_0", 0 0, L_0x5555690d4540;  1 drivers
v0x555568da1fb0_0 .net *"_ivl_4", 0 0, L_0x5555690d4670;  1 drivers
v0x555568da9b10_0 .net *"_ivl_6", 0 0, L_0x5555690d4780;  1 drivers
v0x555568da9370_0 .net *"_ivl_8", 0 0, L_0x5555690d47f0;  1 drivers
S_0x555568d932c0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568dece30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568d64110_0 .net "A", 3 0, L_0x5555690d7580;  1 drivers
v0x555568d466c0_0 .net "B", 3 0, L_0x5555690d7620;  1 drivers
v0x555568d627c0_0 .net "Cin", 0 0, L_0x5555690d7750;  1 drivers
v0x555568d624a0_0 .net "Cout", 0 0, L_0x5555690d6e60;  1 drivers
v0x555568d62570_0 .net "Sum", 3 0, L_0x5555690d74e0;  1 drivers
v0x555568d54790_0 .net "carry", 2 0, L_0x5555690d6960;  1 drivers
L_0x5555690d56f0 .part L_0x5555690d7580, 0, 1;
L_0x5555690d5820 .part L_0x5555690d7620, 0, 1;
L_0x5555690d5dc0 .part L_0x5555690d7580, 1, 1;
L_0x5555690d5ef0 .part L_0x5555690d7620, 1, 1;
L_0x5555690d6020 .part L_0x5555690d6960, 0, 1;
L_0x5555690d65d0 .part L_0x5555690d7580, 2, 1;
L_0x5555690d6740 .part L_0x5555690d7620, 2, 1;
L_0x5555690d6870 .part L_0x5555690d6960, 1, 1;
L_0x5555690d6960 .concat8 [ 1 1 1 0], L_0x5555690d55a0, L_0x5555690d5c70, L_0x5555690d6480;
L_0x5555690d6fc0 .part L_0x5555690d7580, 3, 1;
L_0x5555690d7180 .part L_0x5555690d7620, 3, 1;
L_0x5555690d7340 .part L_0x5555690d6960, 2, 1;
L_0x5555690d74e0 .concat8 [ 1 1 1 1], L_0x5555690d5390, L_0x5555690d59c0, L_0x5555690d6130, L_0x5555690d6b10;
S_0x555568d99160 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568d932c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d50c0 .functor XOR 1, L_0x5555690d56f0, L_0x5555690d5820, C4<0>, C4<0>;
L_0x5555690d5390 .functor XOR 1, L_0x5555690d50c0, L_0x5555690d7750, C4<0>, C4<0>;
L_0x5555690d5400 .functor AND 1, L_0x5555690d56f0, L_0x5555690d5820, C4<1>, C4<1>;
L_0x5555690d5470 .functor XOR 1, L_0x5555690d56f0, L_0x5555690d5820, C4<0>, C4<0>;
L_0x5555690d54e0 .functor AND 1, L_0x5555690d7750, L_0x5555690d5470, C4<1>, C4<1>;
L_0x5555690d55a0 .functor OR 1, L_0x5555690d5400, L_0x5555690d54e0, C4<0>, C4<0>;
v0x555568d9e580_0 .net "A", 0 0, L_0x5555690d56f0;  1 drivers
v0x555568d9dd30_0 .net "B", 0 0, L_0x5555690d5820;  1 drivers
v0x555568d9ddd0_0 .net "Cin", 0 0, L_0x5555690d7750;  alias, 1 drivers
v0x555568d96250_0 .net "Cout", 0 0, L_0x5555690d55a0;  1 drivers
v0x555568d96310_0 .net "Sum", 0 0, L_0x5555690d5390;  1 drivers
v0x555568d9bac0_0 .net *"_ivl_0", 0 0, L_0x5555690d50c0;  1 drivers
v0x555568d9bb80_0 .net *"_ivl_4", 0 0, L_0x5555690d5400;  1 drivers
v0x555568d9b2d0_0 .net *"_ivl_6", 0 0, L_0x5555690d5470;  1 drivers
v0x555568d98f00_0 .net *"_ivl_8", 0 0, L_0x5555690d54e0;  1 drivers
S_0x555568d9bd20 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568d932c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d5950 .functor XOR 1, L_0x5555690d5dc0, L_0x5555690d5ef0, C4<0>, C4<0>;
L_0x5555690d59c0 .functor XOR 1, L_0x5555690d5950, L_0x5555690d6020, C4<0>, C4<0>;
L_0x5555690d5a30 .functor AND 1, L_0x5555690d5dc0, L_0x5555690d5ef0, C4<1>, C4<1>;
L_0x5555690d5af0 .functor XOR 1, L_0x5555690d5dc0, L_0x5555690d5ef0, C4<0>, C4<0>;
L_0x5555690d5b60 .functor AND 1, L_0x5555690d6020, L_0x5555690d5af0, C4<1>, C4<1>;
L_0x5555690d5c70 .functor OR 1, L_0x5555690d5a30, L_0x5555690d5b60, C4<0>, C4<0>;
v0x555568d8d350_0 .net "A", 0 0, L_0x5555690d5dc0;  1 drivers
v0x555568d8b440_0 .net "B", 0 0, L_0x5555690d5ef0;  1 drivers
v0x555568d8b500_0 .net "Cin", 0 0, L_0x5555690d6020;  1 drivers
v0x555568d93060_0 .net "Cout", 0 0, L_0x5555690d5c70;  1 drivers
v0x555568d93120_0 .net "Sum", 0 0, L_0x5555690d59c0;  1 drivers
v0x555568d92c60_0 .net *"_ivl_0", 0 0, L_0x5555690d5950;  1 drivers
v0x555568d92d20_0 .net *"_ivl_4", 0 0, L_0x5555690d5a30;  1 drivers
v0x555568d928c0_0 .net *"_ivl_6", 0 0, L_0x5555690d5af0;  1 drivers
v0x555568d8ade0_0 .net *"_ivl_8", 0 0, L_0x5555690d5b60;  1 drivers
S_0x555568d9e730 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568d932c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d60c0 .functor XOR 1, L_0x5555690d65d0, L_0x5555690d6740, C4<0>, C4<0>;
L_0x5555690d6130 .functor XOR 1, L_0x5555690d60c0, L_0x5555690d6870, C4<0>, C4<0>;
L_0x5555690d61f0 .functor AND 1, L_0x5555690d65d0, L_0x5555690d6740, C4<1>, C4<1>;
L_0x5555690d6300 .functor XOR 1, L_0x5555690d65d0, L_0x5555690d6740, C4<0>, C4<0>;
L_0x5555690d6370 .functor AND 1, L_0x5555690d6870, L_0x5555690d6300, C4<1>, C4<1>;
L_0x5555690d6480 .functor OR 1, L_0x5555690d61f0, L_0x5555690d6370, C4<0>, C4<0>;
v0x555568d90700_0 .net "A", 0 0, L_0x5555690d65d0;  1 drivers
v0x555568d8fe60_0 .net "B", 0 0, L_0x5555690d6740;  1 drivers
v0x555568d8ff20_0 .net "Cin", 0 0, L_0x5555690d6870;  1 drivers
v0x555568d8da90_0 .net "Cout", 0 0, L_0x5555690d6480;  1 drivers
v0x555568d8db50_0 .net "Sum", 0 0, L_0x5555690d6130;  1 drivers
v0x555568d86b10_0 .net *"_ivl_0", 0 0, L_0x5555690d60c0;  1 drivers
v0x555568d86bd0_0 .net *"_ivl_4", 0 0, L_0x5555690d61f0;  1 drivers
v0x555568d7ffb0_0 .net *"_ivl_6", 0 0, L_0x5555690d6300;  1 drivers
v0x555568d84920_0 .net *"_ivl_8", 0 0, L_0x5555690d6370;  1 drivers
S_0x555568da47a0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568d932c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d6aa0 .functor XOR 1, L_0x5555690d6fc0, L_0x5555690d7180, C4<0>, C4<0>;
L_0x5555690d6b10 .functor XOR 1, L_0x5555690d6aa0, L_0x5555690d7340, C4<0>, C4<0>;
L_0x5555690d6bd0 .functor AND 1, L_0x5555690d6fc0, L_0x5555690d7180, C4<1>, C4<1>;
L_0x5555690d6ce0 .functor XOR 1, L_0x5555690d6fc0, L_0x5555690d7180, C4<0>, C4<0>;
L_0x5555690d6d50 .functor AND 1, L_0x5555690d7340, L_0x5555690d6ce0, C4<1>, C4<1>;
L_0x5555690d6e60 .functor OR 1, L_0x5555690d6bd0, L_0x5555690d6d50, C4<0>, C4<0>;
v0x555568d67fb0_0 .net "A", 0 0, L_0x5555690d6fc0;  1 drivers
v0x555568d67a70_0 .net "B", 0 0, L_0x5555690d7180;  1 drivers
v0x555568d67b10_0 .net "Cin", 0 0, L_0x5555690d7340;  1 drivers
v0x555568d28920_0 .net "Cout", 0 0, L_0x5555690d6e60;  alias, 1 drivers
v0x555568d289e0_0 .net "Sum", 0 0, L_0x5555690d6b10;  1 drivers
v0x555568d660a0_0 .net *"_ivl_0", 0 0, L_0x5555690d6aa0;  1 drivers
v0x555568d66160_0 .net *"_ivl_4", 0 0, L_0x5555690d6bd0;  1 drivers
v0x555568d65d80_0 .net *"_ivl_6", 0 0, L_0x5555690d6ce0;  1 drivers
v0x555568d64430_0 .net *"_ivl_8", 0 0, L_0x5555690d6d50;  1 drivers
S_0x555568d76ac0 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568dece30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568d40bf0_0 .net "A", 3 0, L_0x5555690d9aa0;  1 drivers
v0x555568d3eda0_0 .net "B", 3 0, L_0x5555690d9be0;  1 drivers
v0x555568d3ae20_0 .net "Cin", 0 0, L_0x5555690d9c80;  1 drivers
v0x555568d3aa30_0 .net "Cout", 0 0, L_0x5555690d9380;  1 drivers
v0x555568d3ab00_0 .net "Sum", 3 0, L_0x5555690d9a00;  1 drivers
v0x555568d38be0_0 .net "carry", 2 0, L_0x5555690d8e80;  1 drivers
L_0x5555690d7c10 .part L_0x5555690d9aa0, 0, 1;
L_0x5555690d7d40 .part L_0x5555690d9be0, 0, 1;
L_0x5555690d82e0 .part L_0x5555690d9aa0, 1, 1;
L_0x5555690d8410 .part L_0x5555690d9be0, 1, 1;
L_0x5555690d8540 .part L_0x5555690d8e80, 0, 1;
L_0x5555690d8af0 .part L_0x5555690d9aa0, 2, 1;
L_0x5555690d8c60 .part L_0x5555690d9be0, 2, 1;
L_0x5555690d8d90 .part L_0x5555690d8e80, 1, 1;
L_0x5555690d8e80 .concat8 [ 1 1 1 0], L_0x5555690d7ac0, L_0x5555690d8190, L_0x5555690d89a0;
L_0x5555690d94e0 .part L_0x5555690d9aa0, 3, 1;
L_0x5555690d96a0 .part L_0x5555690d9be0, 3, 1;
L_0x5555690d9860 .part L_0x5555690d8e80, 2, 1;
L_0x5555690d9a00 .concat8 [ 1 1 1 1], L_0x5555690d7860, L_0x5555690d7ee0, L_0x5555690d8650, L_0x5555690d9030;
S_0x555568d6a470 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568d76ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d77f0 .functor XOR 1, L_0x5555690d7c10, L_0x5555690d7d40, C4<0>, C4<0>;
L_0x5555690d7860 .functor XOR 1, L_0x5555690d77f0, L_0x5555690d9c80, C4<0>, C4<0>;
L_0x5555690d78d0 .functor AND 1, L_0x5555690d7c10, L_0x5555690d7d40, C4<1>, C4<1>;
L_0x5555690d7990 .functor XOR 1, L_0x5555690d7c10, L_0x5555690d7d40, C4<0>, C4<0>;
L_0x5555690d7a00 .functor AND 1, L_0x5555690d9c80, L_0x5555690d7990, C4<1>, C4<1>;
L_0x5555690d7ac0 .functor OR 1, L_0x5555690d78d0, L_0x5555690d7a00, C4<0>, C4<0>;
v0x555568d608e0_0 .net "A", 0 0, L_0x5555690d7c10;  1 drivers
v0x555568d5a9c0_0 .net "B", 0 0, L_0x5555690d7d40;  1 drivers
v0x555568d5aa60_0 .net "Cin", 0 0, L_0x5555690d9c80;  alias, 1 drivers
v0x555568d5ed80_0 .net "Cout", 0 0, L_0x5555690d7ac0;  1 drivers
v0x555568d5ee40_0 .net "Sum", 0 0, L_0x5555690d7860;  1 drivers
v0x555568d5e990_0 .net *"_ivl_0", 0 0, L_0x5555690d77f0;  1 drivers
v0x555568d5ea50_0 .net *"_ivl_4", 0 0, L_0x5555690d78d0;  1 drivers
v0x555568d5cb40_0 .net *"_ivl_6", 0 0, L_0x5555690d7990;  1 drivers
v0x555568d58bc0_0 .net *"_ivl_8", 0 0, L_0x5555690d7a00;  1 drivers
S_0x555568d68580 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568d76ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d7e70 .functor XOR 1, L_0x5555690d82e0, L_0x5555690d8410, C4<0>, C4<0>;
L_0x5555690d7ee0 .functor XOR 1, L_0x5555690d7e70, L_0x5555690d8540, C4<0>, C4<0>;
L_0x5555690d7f50 .functor AND 1, L_0x5555690d82e0, L_0x5555690d8410, C4<1>, C4<1>;
L_0x5555690d8010 .functor XOR 1, L_0x5555690d82e0, L_0x5555690d8410, C4<0>, C4<0>;
L_0x5555690d8080 .functor AND 1, L_0x5555690d8540, L_0x5555690d8010, C4<1>, C4<1>;
L_0x5555690d8190 .functor OR 1, L_0x5555690d7f50, L_0x5555690d8080, C4<0>, C4<0>;
v0x555568d58880_0 .net "A", 0 0, L_0x5555690d82e0;  1 drivers
v0x555568d56980_0 .net "B", 0 0, L_0x5555690d8410;  1 drivers
v0x555568d56a40_0 .net "Cin", 0 0, L_0x5555690d8540;  1 drivers
v0x555568d52af0_0 .net "Cout", 0 0, L_0x5555690d8190;  1 drivers
v0x555568d52bb0_0 .net "Sum", 0 0, L_0x5555690d7ee0;  1 drivers
v0x555568d527d0_0 .net *"_ivl_0", 0 0, L_0x5555690d7e70;  1 drivers
v0x555568d52890_0 .net *"_ivl_4", 0 0, L_0x5555690d7f50;  1 drivers
v0x555568d4c960_0 .net *"_ivl_6", 0 0, L_0x5555690d8010;  1 drivers
v0x555568d50d20_0 .net *"_ivl_8", 0 0, L_0x5555690d8080;  1 drivers
S_0x555568d6acd0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568d76ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d85e0 .functor XOR 1, L_0x5555690d8af0, L_0x5555690d8c60, C4<0>, C4<0>;
L_0x5555690d8650 .functor XOR 1, L_0x5555690d85e0, L_0x5555690d8d90, C4<0>, C4<0>;
L_0x5555690d8710 .functor AND 1, L_0x5555690d8af0, L_0x5555690d8c60, C4<1>, C4<1>;
L_0x5555690d8820 .functor XOR 1, L_0x5555690d8af0, L_0x5555690d8c60, C4<0>, C4<0>;
L_0x5555690d8890 .functor AND 1, L_0x5555690d8d90, L_0x5555690d8820, C4<1>, C4<1>;
L_0x5555690d89a0 .functor OR 1, L_0x5555690d8710, L_0x5555690d8890, C4<0>, C4<0>;
v0x555568d509e0_0 .net "A", 0 0, L_0x5555690d8af0;  1 drivers
v0x555568d4eae0_0 .net "B", 0 0, L_0x5555690d8c60;  1 drivers
v0x555568d4eba0_0 .net "Cin", 0 0, L_0x5555690d8d90;  1 drivers
v0x555568d4ab60_0 .net "Cout", 0 0, L_0x5555690d89a0;  1 drivers
v0x555568d4ac20_0 .net "Sum", 0 0, L_0x5555690d8650;  1 drivers
v0x555568d4a770_0 .net *"_ivl_0", 0 0, L_0x5555690d85e0;  1 drivers
v0x555568d4a830_0 .net *"_ivl_4", 0 0, L_0x5555690d8710;  1 drivers
v0x555568d48920_0 .net *"_ivl_6", 0 0, L_0x5555690d8820;  1 drivers
v0x555568d44a20_0 .net *"_ivl_8", 0 0, L_0x5555690d8890;  1 drivers
S_0x555568d6b530 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568d76ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d8fc0 .functor XOR 1, L_0x5555690d94e0, L_0x5555690d96a0, C4<0>, C4<0>;
L_0x5555690d9030 .functor XOR 1, L_0x5555690d8fc0, L_0x5555690d9860, C4<0>, C4<0>;
L_0x5555690d90f0 .functor AND 1, L_0x5555690d94e0, L_0x5555690d96a0, C4<1>, C4<1>;
L_0x5555690d9200 .functor XOR 1, L_0x5555690d94e0, L_0x5555690d96a0, C4<0>, C4<0>;
L_0x5555690d9270 .functor AND 1, L_0x5555690d9860, L_0x5555690d9200, C4<1>, C4<1>;
L_0x5555690d9380 .functor OR 1, L_0x5555690d90f0, L_0x5555690d9270, C4<0>, C4<0>;
v0x555568d447b0_0 .net "A", 0 0, L_0x5555690d94e0;  1 drivers
v0x555568d369f0_0 .net "B", 0 0, L_0x5555690d96a0;  1 drivers
v0x555568d36a90_0 .net "Cin", 0 0, L_0x5555690d9860;  1 drivers
v0x555568d42db0_0 .net "Cout", 0 0, L_0x5555690d9380;  alias, 1 drivers
v0x555568d42e70_0 .net "Sum", 0 0, L_0x5555690d9030;  1 drivers
v0x555568d42a90_0 .net *"_ivl_0", 0 0, L_0x5555690d8fc0;  1 drivers
v0x555568d42b50_0 .net *"_ivl_4", 0 0, L_0x5555690d90f0;  1 drivers
v0x555568d3cc20_0 .net *"_ivl_6", 0 0, L_0x5555690d9200;  1 drivers
v0x555568d40fe0_0 .net *"_ivl_8", 0 0, L_0x5555690d9270;  1 drivers
S_0x555568d6bd90 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568dece30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568d15020_0 .net "A", 3 0, L_0x5555690dc080;  1 drivers
v0x555568d0f1b0_0 .net "B", 3 0, L_0x5555690dc1e0;  1 drivers
v0x555568d13570_0 .net "Cin", 0 0, L_0x5555690dc280;  1 drivers
v0x555568d13180_0 .net "Cout", 0 0, L_0x5555690db9b0;  alias, 1 drivers
v0x555568d13250_0 .net "Sum", 3 0, L_0x5555690dbfe0;  1 drivers
v0x555568d11330_0 .net "carry", 2 0, L_0x5555690db4b0;  1 drivers
L_0x5555690da240 .part L_0x5555690dc080, 0, 1;
L_0x5555690da370 .part L_0x5555690dc1e0, 0, 1;
L_0x5555690da910 .part L_0x5555690dc080, 1, 1;
L_0x5555690daa40 .part L_0x5555690dc1e0, 1, 1;
L_0x5555690dab70 .part L_0x5555690db4b0, 0, 1;
L_0x5555690db120 .part L_0x5555690dc080, 2, 1;
L_0x5555690db290 .part L_0x5555690dc1e0, 2, 1;
L_0x5555690db3c0 .part L_0x5555690db4b0, 1, 1;
L_0x5555690db4b0 .concat8 [ 1 1 1 0], L_0x5555690da0f0, L_0x5555690da7c0, L_0x5555690dafd0;
L_0x5555690dbac0 .part L_0x5555690dc080, 3, 1;
L_0x5555690dbc80 .part L_0x5555690dc1e0, 3, 1;
L_0x5555690dbe40 .part L_0x5555690db4b0, 2, 1;
L_0x5555690dbfe0 .concat8 [ 1 1 1 1], L_0x5555690d9e40, L_0x5555690da510, L_0x5555690dac80, L_0x5555690db660;
S_0x555568d6c5f0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568d6bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690d9dd0 .functor XOR 1, L_0x5555690da240, L_0x5555690da370, C4<0>, C4<0>;
L_0x5555690d9e40 .functor XOR 1, L_0x5555690d9dd0, L_0x5555690dc280, C4<0>, C4<0>;
L_0x5555690d9eb0 .functor AND 1, L_0x5555690da240, L_0x5555690da370, C4<1>, C4<1>;
L_0x5555690d9fc0 .functor XOR 1, L_0x5555690da240, L_0x5555690da370, C4<0>, C4<0>;
L_0x5555690da030 .functor AND 1, L_0x5555690dc280, L_0x5555690d9fc0, C4<1>, C4<1>;
L_0x5555690da0f0 .functor OR 1, L_0x5555690d9eb0, L_0x5555690da030, C4<0>, C4<0>;
v0x555568d34ae0_0 .net "A", 0 0, L_0x5555690da240;  1 drivers
v0x555568d2ebc0_0 .net "B", 0 0, L_0x5555690da370;  1 drivers
v0x555568d2ec60_0 .net "Cin", 0 0, L_0x5555690dc280;  alias, 1 drivers
v0x555568d32f80_0 .net "Cout", 0 0, L_0x5555690da0f0;  1 drivers
v0x555568d33040_0 .net "Sum", 0 0, L_0x5555690d9e40;  1 drivers
v0x555568d32b90_0 .net *"_ivl_0", 0 0, L_0x5555690d9dd0;  1 drivers
v0x555568d32c50_0 .net *"_ivl_4", 0 0, L_0x5555690d9eb0;  1 drivers
v0x555568d30d40_0 .net *"_ivl_6", 0 0, L_0x5555690d9fc0;  1 drivers
v0x555568d2cdc0_0 .net *"_ivl_8", 0 0, L_0x5555690da030;  1 drivers
S_0x555568d68c70 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568d6bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690da4a0 .functor XOR 1, L_0x5555690da910, L_0x5555690daa40, C4<0>, C4<0>;
L_0x5555690da510 .functor XOR 1, L_0x5555690da4a0, L_0x5555690dab70, C4<0>, C4<0>;
L_0x5555690da580 .functor AND 1, L_0x5555690da910, L_0x5555690daa40, C4<1>, C4<1>;
L_0x5555690da640 .functor XOR 1, L_0x5555690da910, L_0x5555690daa40, C4<0>, C4<0>;
L_0x5555690da6b0 .functor AND 1, L_0x5555690dab70, L_0x5555690da640, C4<1>, C4<1>;
L_0x5555690da7c0 .functor OR 1, L_0x5555690da580, L_0x5555690da6b0, C4<0>, C4<0>;
v0x555568d2ca80_0 .net "A", 0 0, L_0x5555690da910;  1 drivers
v0x555568d2ab80_0 .net "B", 0 0, L_0x5555690daa40;  1 drivers
v0x555568d2ac40_0 .net "Cin", 0 0, L_0x5555690dab70;  1 drivers
v0x555568d26c80_0 .net "Cout", 0 0, L_0x5555690da7c0;  1 drivers
v0x555568d26d40_0 .net "Sum", 0 0, L_0x5555690da510;  1 drivers
v0x555568d26960_0 .net *"_ivl_0", 0 0, L_0x5555690da4a0;  1 drivers
v0x555568d26a20_0 .net *"_ivl_4", 0 0, L_0x5555690da580;  1 drivers
v0x555568d08f10_0 .net *"_ivl_6", 0 0, L_0x5555690da640;  1 drivers
v0x555568d25010_0 .net *"_ivl_8", 0 0, L_0x5555690da6b0;  1 drivers
S_0x555568d69c10 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568d6bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690dac10 .functor XOR 1, L_0x5555690db120, L_0x5555690db290, C4<0>, C4<0>;
L_0x5555690dac80 .functor XOR 1, L_0x5555690dac10, L_0x5555690db3c0, C4<0>, C4<0>;
L_0x5555690dad40 .functor AND 1, L_0x5555690db120, L_0x5555690db290, C4<1>, C4<1>;
L_0x5555690dae50 .functor XOR 1, L_0x5555690db120, L_0x5555690db290, C4<0>, C4<0>;
L_0x5555690daec0 .functor AND 1, L_0x5555690db3c0, L_0x5555690dae50, C4<1>, C4<1>;
L_0x5555690dafd0 .functor OR 1, L_0x5555690dad40, L_0x5555690daec0, C4<0>, C4<0>;
v0x555568d24da0_0 .net "A", 0 0, L_0x5555690db120;  1 drivers
v0x555568d16fe0_0 .net "B", 0 0, L_0x5555690db290;  1 drivers
v0x555568d170a0_0 .net "Cin", 0 0, L_0x5555690db3c0;  1 drivers
v0x555568d233a0_0 .net "Cout", 0 0, L_0x5555690dafd0;  1 drivers
v0x555568d23460_0 .net "Sum", 0 0, L_0x5555690dac80;  1 drivers
v0x555568d23080_0 .net *"_ivl_0", 0 0, L_0x5555690dac10;  1 drivers
v0x555568d23140_0 .net *"_ivl_4", 0 0, L_0x5555690dad40;  1 drivers
v0x555568d1d210_0 .net *"_ivl_6", 0 0, L_0x5555690dae50;  1 drivers
v0x555568d215d0_0 .net *"_ivl_8", 0 0, L_0x5555690daec0;  1 drivers
S_0x555568ea1d10 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568d6bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690db5f0 .functor XOR 1, L_0x5555690dbac0, L_0x5555690dbc80, C4<0>, C4<0>;
L_0x5555690db660 .functor XOR 1, L_0x5555690db5f0, L_0x5555690dbe40, C4<0>, C4<0>;
L_0x5555690db720 .functor AND 1, L_0x5555690dbac0, L_0x5555690dbc80, C4<1>, C4<1>;
L_0x5555690db830 .functor XOR 1, L_0x5555690dbac0, L_0x5555690dbc80, C4<0>, C4<0>;
L_0x5555690db8a0 .functor AND 1, L_0x5555690dbe40, L_0x5555690db830, C4<1>, C4<1>;
L_0x5555690db9b0 .functor OR 1, L_0x5555690db720, L_0x5555690db8a0, C4<0>, C4<0>;
v0x555568d21290_0 .net "A", 0 0, L_0x5555690dbac0;  1 drivers
v0x555568d1f390_0 .net "B", 0 0, L_0x5555690dbc80;  1 drivers
v0x555568d1f430_0 .net "Cin", 0 0, L_0x5555690dbe40;  1 drivers
v0x555568d1b410_0 .net "Cout", 0 0, L_0x5555690db9b0;  alias, 1 drivers
v0x555568d1b4d0_0 .net "Sum", 0 0, L_0x5555690db660;  1 drivers
v0x555568d1b020_0 .net *"_ivl_0", 0 0, L_0x5555690db5f0;  1 drivers
v0x555568d1b0e0_0 .net *"_ivl_4", 0 0, L_0x5555690db720;  1 drivers
v0x555568d191d0_0 .net *"_ivl_6", 0 0, L_0x5555690db830;  1 drivers
v0x555568d15340_0 .net *"_ivl_8", 0 0, L_0x5555690db8a0;  1 drivers
S_0x555568ea48d0 .scope module, "sll_inst" "SLL" 22 56, 22 86 0, S_0x555568c6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sll_out";
L_0x555569116a40 .functor BUFZ 32, L_0x555569117310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568d05600_0 .net "A", 31 0, v0x555568bda590_0;  alias, 1 drivers
v0x555568d052e0_0 .net "Sll_out", 31 0, L_0x555569116a40;  alias, 1 drivers
v0x555568d053a0_0 .net *"_ivl_1", 0 0, L_0x555569115eb0;  1 drivers
v0x555568cff470_0 .net *"_ivl_11", 0 0, L_0x555569116270;  1 drivers
v0x555568cff530_0 .net *"_ivl_13", 29 0, L_0x555569116360;  1 drivers
L_0x7f38a6a734a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568d03830_0 .net/2u *"_ivl_14", 1 0, L_0x7f38a6a734a0;  1 drivers
v0x555568d03440_0 .net *"_ivl_16", 31 0, L_0x555569116450;  1 drivers
v0x555568d015f0_0 .net *"_ivl_21", 0 0, L_0x555569116720;  1 drivers
v0x555568cfd670_0 .net *"_ivl_23", 27 0, L_0x5555691167c0;  1 drivers
L_0x7f38a6a734e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555568cfd280_0 .net/2u *"_ivl_24", 3 0, L_0x7f38a6a734e8;  1 drivers
v0x555568cfb430_0 .net *"_ivl_26", 31 0, L_0x5555691168b0;  1 drivers
v0x555568cf75a0_0 .net *"_ivl_3", 30 0, L_0x555569115f50;  1 drivers
v0x555568cf7280_0 .net *"_ivl_31", 0 0, L_0x555569116b50;  1 drivers
v0x555568cf1410_0 .net *"_ivl_33", 23 0, L_0x555569116bf0;  1 drivers
L_0x7f38a6a73530 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555568cf57d0_0 .net/2u *"_ivl_34", 7 0, L_0x7f38a6a73530;  1 drivers
v0x555568cf53e0_0 .net *"_ivl_36", 31 0, L_0x555569116c90;  1 drivers
L_0x7f38a6a73458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568cf3590_0 .net/2u *"_ivl_4", 0 0, L_0x7f38a6a73458;  1 drivers
v0x555568cf3630_0 .net *"_ivl_41", 0 0, L_0x555569116fa0;  1 drivers
v0x555568cef220_0 .net *"_ivl_43", 15 0, L_0x555569117040;  1 drivers
L_0x7f38a6a73578 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568ced3d0_0 .net/2u *"_ivl_44", 15 0, L_0x7f38a6a73578;  1 drivers
v0x555568f822d0_0 .net *"_ivl_46", 31 0, L_0x5555691171d0;  1 drivers
v0x555568f797e0_0 .net *"_ivl_6", 31 0, L_0x555569115ff0;  1 drivers
v0x555568f72550_0 .net "temp_0", 31 0, L_0x555569116130;  1 drivers
v0x555568e6e9a0_0 .net "temp_1", 31 0, L_0x555569116590;  1 drivers
v0x555568eb2d50_0 .net "temp_2", 31 0, L_0x5555691169a0;  1 drivers
v0x555568eb2af0_0 .net "temp_3", 31 0, L_0x555569116dd0;  1 drivers
v0x555568eb2920_0 .net "temp_4", 31 0, L_0x555569117310;  1 drivers
v0x555568ea8210_0 .net "tmp", 4 0, L_0x555569117130;  1 drivers
L_0x555569115eb0 .part L_0x555569117130, 0, 1;
L_0x555569115f50 .part v0x555568bda590_0, 0, 31;
L_0x555569115ff0 .concat [ 1 31 0 0], L_0x7f38a6a73458, L_0x555569115f50;
L_0x555569116130 .functor MUXZ 32, v0x555568bda590_0, L_0x555569115ff0, L_0x555569115eb0, C4<>;
L_0x555569116270 .part L_0x555569117130, 1, 1;
L_0x555569116360 .part L_0x555569116130, 0, 30;
L_0x555569116450 .concat [ 2 30 0 0], L_0x7f38a6a734a0, L_0x555569116360;
L_0x555569116590 .functor MUXZ 32, L_0x555569116130, L_0x555569116450, L_0x555569116270, C4<>;
L_0x555569116720 .part L_0x555569117130, 2, 1;
L_0x5555691167c0 .part L_0x555569116590, 0, 28;
L_0x5555691168b0 .concat [ 4 28 0 0], L_0x7f38a6a734e8, L_0x5555691167c0;
L_0x5555691169a0 .functor MUXZ 32, L_0x555569116590, L_0x5555691168b0, L_0x555569116720, C4<>;
L_0x555569116b50 .part L_0x555569117130, 3, 1;
L_0x555569116bf0 .part L_0x5555691169a0, 0, 24;
L_0x555569116c90 .concat [ 8 24 0 0], L_0x7f38a6a73530, L_0x555569116bf0;
L_0x555569116dd0 .functor MUXZ 32, L_0x5555691169a0, L_0x555569116c90, L_0x555569116b50, C4<>;
L_0x555569116fa0 .part L_0x555569117130, 4, 1;
L_0x555569117040 .part L_0x555569116dd0, 0, 16;
L_0x5555691171d0 .concat [ 16 16 0 0], L_0x7f38a6a73578, L_0x555569117040;
L_0x555569117310 .functor MUXZ 32, L_0x555569116dd0, L_0x5555691171d0, L_0x555569116fa0, C4<>;
S_0x555568ea72e0 .scope module, "slt_fa" "FA_32bit" 22 42, 23 47 0, S_0x555568c6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ee82a0_0 .net "A", 31 0, v0x555568bda590_0;  alias, 1 drivers
v0x555568ee7ab0_0 .net "B", 31 0, L_0x555569102620;  1 drivers
L_0x7f38a6a733c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555568ee56e0_0 .net "Cin", 0 0, L_0x7f38a6a733c8;  1 drivers
v0x555568ed98b0_0 .net "Cout", 0 0, L_0x555569101430;  alias, 1 drivers
v0x555568ed7a50_0 .net "Sum", 31 0, L_0x555569101ff0;  alias, 1 drivers
v0x555568edf670_0 .net "carry", 6 0, L_0x5555690ff6c0;  1 drivers
L_0x5555690f1740 .part v0x555568bda590_0, 0, 4;
L_0x5555690f17e0 .part L_0x555569102620, 0, 4;
L_0x5555690f3b80 .part v0x555568bda590_0, 4, 4;
L_0x5555690f3c20 .part L_0x555569102620, 4, 4;
L_0x5555690f3cc0 .part L_0x5555690ff6c0, 0, 1;
L_0x5555690f60f0 .part v0x555568bda590_0, 8, 4;
L_0x5555690f61d0 .part L_0x555569102620, 8, 4;
L_0x5555690f6270 .part L_0x5555690ff6c0, 1, 1;
L_0x5555690f86b0 .part v0x555568bda590_0, 12, 4;
L_0x5555690f8750 .part L_0x555569102620, 12, 4;
L_0x5555690f8880 .part L_0x5555690ff6c0, 2, 1;
L_0x5555690fabc0 .part v0x555568bda590_0, 16, 4;
L_0x5555690facd0 .part L_0x555569102620, 16, 4;
L_0x5555690fad70 .part L_0x5555690ff6c0, 3, 1;
L_0x5555690fd120 .part v0x555568bda590_0, 20, 4;
L_0x5555690fd1c0 .part L_0x555569102620, 20, 4;
L_0x5555690fd2f0 .part L_0x5555690ff6c0, 4, 1;
L_0x5555690ff620 .part v0x555568bda590_0, 24, 4;
L_0x5555690ff760 .part L_0x555569102620, 24, 4;
L_0x5555690ff800 .part L_0x5555690ff6c0, 5, 1;
LS_0x5555690ff6c0_0_0 .concat8 [ 1 1 1 1], L_0x5555690f1020, L_0x5555690f3460, L_0x5555690f59d0, L_0x5555690f7f90;
LS_0x5555690ff6c0_0_4 .concat8 [ 1 1 1 0], L_0x5555690fa4a0, L_0x5555690fca00, L_0x5555690e7eb0;
L_0x5555690ff6c0 .concat8 [ 4 3 0 0], LS_0x5555690ff6c0_0_0, LS_0x5555690ff6c0_0_4;
L_0x555569101b40 .part v0x555568bda590_0, 28, 4;
L_0x5555690ff8a0 .part L_0x555569102620, 28, 4;
L_0x5555691021c0 .part L_0x5555690ff6c0, 6, 1;
LS_0x555569101ff0_0_0 .concat8 [ 4 4 4 4], L_0x5555690f16a0, L_0x5555690f3ae0, L_0x5555690f6050, L_0x5555690f8610;
LS_0x555569101ff0_0_4 .concat8 [ 4 4 4 4], L_0x5555690fab20, L_0x5555690fd080, L_0x5555690ff580, L_0x555569101aa0;
L_0x555569101ff0 .concat8 [ 16 16 0 0], LS_0x555569101ff0_0_0, LS_0x555569101ff0_0_4;
S_0x555568eacd50 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568ea72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568eb20c0_0 .net "A", 3 0, L_0x5555690f1740;  1 drivers
v0x555568eb1920_0 .net "B", 3 0, L_0x5555690f17e0;  1 drivers
v0x555568ea9f80_0 .net "Cin", 0 0, L_0x7f38a6a733c8;  alias, 1 drivers
v0x555568eaf6b0_0 .net "Cout", 0 0, L_0x5555690f1020;  1 drivers
v0x555568eaf780_0 .net "Sum", 3 0, L_0x5555690f16a0;  1 drivers
v0x555568eaeec0_0 .net "carry", 2 0, L_0x5555690f0b20;  1 drivers
L_0x5555690ef8b0 .part L_0x5555690f1740, 0, 1;
L_0x5555690ef9e0 .part L_0x5555690f17e0, 0, 1;
L_0x5555690eff80 .part L_0x5555690f1740, 1, 1;
L_0x5555690f00b0 .part L_0x5555690f17e0, 1, 1;
L_0x5555690f01e0 .part L_0x5555690f0b20, 0, 1;
L_0x5555690f0790 .part L_0x5555690f1740, 2, 1;
L_0x5555690f0900 .part L_0x5555690f17e0, 2, 1;
L_0x5555690f0a30 .part L_0x5555690f0b20, 1, 1;
L_0x5555690f0b20 .concat8 [ 1 1 1 0], L_0x5555690ef760, L_0x5555690efe30, L_0x5555690f0640;
L_0x5555690f1180 .part L_0x5555690f1740, 3, 1;
L_0x5555690f1340 .part L_0x5555690f17e0, 3, 1;
L_0x5555690f1500 .part L_0x5555690f0b20, 2, 1;
L_0x5555690f16a0 .concat8 [ 1 1 1 1], L_0x5555690ef4b0, L_0x5555690efb80, L_0x5555690f02f0, L_0x5555690f0cd0;
S_0x555568eaf910 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568eacd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ef440 .functor XOR 1, L_0x5555690ef8b0, L_0x5555690ef9e0, C4<0>, C4<0>;
L_0x5555690ef4b0 .functor XOR 1, L_0x5555690ef440, L_0x7f38a6a733c8, C4<0>, C4<0>;
L_0x5555690ef570 .functor AND 1, L_0x5555690ef8b0, L_0x5555690ef9e0, C4<1>, C4<1>;
L_0x5555690ef680 .functor XOR 1, L_0x5555690ef8b0, L_0x5555690ef9e0, C4<0>, C4<0>;
L_0x5555690ef6f0 .functor AND 1, L_0x7f38a6a733c8, L_0x5555690ef680, C4<1>, C4<1>;
L_0x5555690ef760 .functor OR 1, L_0x5555690ef570, L_0x5555690ef6f0, C4<0>, C4<0>;
v0x555568e63d80_0 .net "A", 0 0, L_0x5555690ef8b0;  1 drivers
v0x555568ea78e0_0 .net "B", 0 0, L_0x5555690ef9e0;  1 drivers
v0x555568ea7980_0 .net "Cin", 0 0, L_0x7f38a6a733c8;  alias, 1 drivers
v0x555568e9cbd0_0 .net "Cout", 0 0, L_0x5555690ef760;  1 drivers
v0x555568e9cc90_0 .net "Sum", 0 0, L_0x5555690ef4b0;  1 drivers
v0x555568e9c6d0_0 .net *"_ivl_0", 0 0, L_0x5555690ef440;  1 drivers
v0x555568e9c790_0 .net *"_ivl_4", 0 0, L_0x5555690ef570;  1 drivers
v0x555568e9c470_0 .net *"_ivl_6", 0 0, L_0x5555690ef680;  1 drivers
v0x555568e9c2a0_0 .net *"_ivl_8", 0 0, L_0x5555690ef6f0;  1 drivers
S_0x555568eb2320 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568eacd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690efb10 .functor XOR 1, L_0x5555690eff80, L_0x5555690f00b0, C4<0>, C4<0>;
L_0x5555690efb80 .functor XOR 1, L_0x5555690efb10, L_0x5555690f01e0, C4<0>, C4<0>;
L_0x5555690efbf0 .functor AND 1, L_0x5555690eff80, L_0x5555690f00b0, C4<1>, C4<1>;
L_0x5555690efcb0 .functor XOR 1, L_0x5555690eff80, L_0x5555690f00b0, C4<0>, C4<0>;
L_0x5555690efd20 .functor AND 1, L_0x5555690f01e0, L_0x5555690efcb0, C4<1>, C4<1>;
L_0x5555690efe30 .functor OR 1, L_0x5555690efbf0, L_0x5555690efd20, C4<0>, C4<0>;
v0x555568e91640_0 .net "A", 0 0, L_0x5555690eff80;  1 drivers
v0x555568e91090_0 .net "B", 0 0, L_0x5555690f00b0;  1 drivers
v0x555568e91150_0 .net "Cin", 0 0, L_0x5555690f01e0;  1 drivers
v0x555568e90e30_0 .net "Cout", 0 0, L_0x5555690efe30;  1 drivers
v0x555568e90ef0_0 .net "Sum", 0 0, L_0x5555690efb80;  1 drivers
v0x555568e90c60_0 .net *"_ivl_0", 0 0, L_0x5555690efb10;  1 drivers
v0x555568e90d20_0 .net *"_ivl_4", 0 0, L_0x5555690efbf0;  1 drivers
v0x555568e85f50_0 .net *"_ivl_6", 0 0, L_0x5555690efcb0;  1 drivers
v0x555568e85a50_0 .net *"_ivl_8", 0 0, L_0x5555690efd20;  1 drivers
S_0x555568d69440 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568eacd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f0280 .functor XOR 1, L_0x5555690f0790, L_0x5555690f0900, C4<0>, C4<0>;
L_0x5555690f02f0 .functor XOR 1, L_0x5555690f0280, L_0x5555690f0a30, C4<0>, C4<0>;
L_0x5555690f03b0 .functor AND 1, L_0x5555690f0790, L_0x5555690f0900, C4<1>, C4<1>;
L_0x5555690f04c0 .functor XOR 1, L_0x5555690f0790, L_0x5555690f0900, C4<0>, C4<0>;
L_0x5555690f0530 .functor AND 1, L_0x5555690f0a30, L_0x5555690f04c0, C4<1>, C4<1>;
L_0x5555690f0640 .functor OR 1, L_0x5555690f03b0, L_0x5555690f0530, C4<0>, C4<0>;
v0x555568e858a0_0 .net "A", 0 0, L_0x5555690f0790;  1 drivers
v0x555568e63810_0 .net "B", 0 0, L_0x5555690f0900;  1 drivers
v0x555568e638d0_0 .net "Cin", 0 0, L_0x5555690f0a30;  1 drivers
v0x555568e85620_0 .net "Cout", 0 0, L_0x5555690f0640;  1 drivers
v0x555568e856e0_0 .net "Sum", 0 0, L_0x5555690f02f0;  1 drivers
v0x555568e7a910_0 .net *"_ivl_0", 0 0, L_0x5555690f0280;  1 drivers
v0x555568e7a9d0_0 .net *"_ivl_4", 0 0, L_0x5555690f03b0;  1 drivers
v0x555568e7a410_0 .net *"_ivl_6", 0 0, L_0x5555690f04c0;  1 drivers
v0x555568e7a1b0_0 .net *"_ivl_8", 0 0, L_0x5555690f0530;  1 drivers
S_0x555568e9bca0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568eacd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f0c60 .functor XOR 1, L_0x5555690f1180, L_0x5555690f1340, C4<0>, C4<0>;
L_0x5555690f0cd0 .functor XOR 1, L_0x5555690f0c60, L_0x5555690f1500, C4<0>, C4<0>;
L_0x5555690f0d90 .functor AND 1, L_0x5555690f1180, L_0x5555690f1340, C4<1>, C4<1>;
L_0x5555690f0ea0 .functor XOR 1, L_0x5555690f1180, L_0x5555690f1340, C4<0>, C4<0>;
L_0x5555690f0f10 .functor AND 1, L_0x5555690f1500, L_0x5555690f0ea0, C4<1>, C4<1>;
L_0x5555690f1020 .functor OR 1, L_0x5555690f0d90, L_0x5555690f0f10, C4<0>, C4<0>;
v0x555568e7a090_0 .net "A", 0 0, L_0x5555690f1180;  1 drivers
v0x555568e6f2d0_0 .net "B", 0 0, L_0x5555690f1340;  1 drivers
v0x555568e6f370_0 .net "Cin", 0 0, L_0x5555690f1500;  1 drivers
v0x555568e6edd0_0 .net "Cout", 0 0, L_0x5555690f1020;  alias, 1 drivers
v0x555568e6ee90_0 .net "Sum", 0 0, L_0x5555690f0cd0;  1 drivers
v0x555568e6eb70_0 .net *"_ivl_0", 0 0, L_0x5555690f0c60;  1 drivers
v0x555568e6ec30_0 .net *"_ivl_4", 0 0, L_0x5555690f0d90;  1 drivers
v0x555568eac300_0 .net *"_ivl_6", 0 0, L_0x5555690f0ea0;  1 drivers
v0x555568eaa590_0 .net *"_ivl_8", 0 0, L_0x5555690f0f10;  1 drivers
S_0x555568e82610 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568ea72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e7f000_0 .net "A", 3 0, L_0x5555690f3b80;  1 drivers
v0x555568e7d1a0_0 .net "B", 3 0, L_0x5555690f3c20;  1 drivers
v0x555568e84dc0_0 .net "Cin", 0 0, L_0x5555690f3cc0;  1 drivers
v0x555568e84620_0 .net "Cout", 0 0, L_0x5555690f3460;  1 drivers
v0x555568e846f0_0 .net "Sum", 3 0, L_0x5555690f3ae0;  1 drivers
v0x555568e7cb40_0 .net "carry", 2 0, L_0x5555690f2f60;  1 drivers
L_0x5555690f1cf0 .part L_0x5555690f3b80, 0, 1;
L_0x5555690f1e20 .part L_0x5555690f3c20, 0, 1;
L_0x5555690f23c0 .part L_0x5555690f3b80, 1, 1;
L_0x5555690f24f0 .part L_0x5555690f3c20, 1, 1;
L_0x5555690f2620 .part L_0x5555690f2f60, 0, 1;
L_0x5555690f2bd0 .part L_0x5555690f3b80, 2, 1;
L_0x5555690f2d40 .part L_0x5555690f3c20, 2, 1;
L_0x5555690f2e70 .part L_0x5555690f2f60, 1, 1;
L_0x5555690f2f60 .concat8 [ 1 1 1 0], L_0x5555690f1ba0, L_0x5555690f2270, L_0x5555690f2a80;
L_0x5555690f35c0 .part L_0x5555690f3b80, 3, 1;
L_0x5555690f3780 .part L_0x5555690f3c20, 3, 1;
L_0x5555690f3940 .part L_0x5555690f2f60, 2, 1;
L_0x5555690f3ae0 .concat8 [ 1 1 1 1], L_0x5555690f18f0, L_0x5555690f1fc0, L_0x5555690f2730, L_0x5555690f3110;
S_0x555568e85020 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e82610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f1880 .functor XOR 1, L_0x5555690f1cf0, L_0x5555690f1e20, C4<0>, C4<0>;
L_0x5555690f18f0 .functor XOR 1, L_0x5555690f1880, L_0x5555690f3cc0, C4<0>, C4<0>;
L_0x5555690f1960 .functor AND 1, L_0x5555690f1cf0, L_0x5555690f1e20, C4<1>, C4<1>;
L_0x5555690f1a70 .functor XOR 1, L_0x5555690f1cf0, L_0x5555690f1e20, C4<0>, C4<0>;
L_0x5555690f1ae0 .functor AND 1, L_0x5555690f3cc0, L_0x5555690f1a70, C4<1>, C4<1>;
L_0x5555690f1ba0 .functor OR 1, L_0x5555690f1960, L_0x5555690f1ae0, C4<0>, C4<0>;
v0x555568ea1370_0 .net "A", 0 0, L_0x5555690f1cf0;  1 drivers
v0x555568e9f460_0 .net "B", 0 0, L_0x5555690f1e20;  1 drivers
v0x555568e9f520_0 .net "Cin", 0 0, L_0x5555690f3cc0;  alias, 1 drivers
v0x555568ea7080_0 .net "Cout", 0 0, L_0x5555690f1ba0;  1 drivers
v0x555568ea7140_0 .net "Sum", 0 0, L_0x5555690f18f0;  1 drivers
v0x555568ea68e0_0 .net *"_ivl_0", 0 0, L_0x5555690f1880;  1 drivers
v0x555568ea69a0_0 .net *"_ivl_4", 0 0, L_0x5555690f1960;  1 drivers
v0x555568e9ee00_0 .net *"_ivl_6", 0 0, L_0x5555690f1a70;  1 drivers
v0x555568ea4670_0 .net *"_ivl_8", 0 0, L_0x5555690f1ae0;  1 drivers
S_0x555568e8b090 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e82610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f1f50 .functor XOR 1, L_0x5555690f23c0, L_0x5555690f24f0, C4<0>, C4<0>;
L_0x5555690f1fc0 .functor XOR 1, L_0x5555690f1f50, L_0x5555690f2620, C4<0>, C4<0>;
L_0x5555690f2030 .functor AND 1, L_0x5555690f23c0, L_0x5555690f24f0, C4<1>, C4<1>;
L_0x5555690f20f0 .functor XOR 1, L_0x5555690f23c0, L_0x5555690f24f0, C4<0>, C4<0>;
L_0x5555690f2160 .functor AND 1, L_0x5555690f2620, L_0x5555690f20f0, C4<1>, C4<1>;
L_0x5555690f2270 .functor OR 1, L_0x5555690f2030, L_0x5555690f2160, C4<0>, C4<0>;
v0x555568ea3f30_0 .net "A", 0 0, L_0x5555690f23c0;  1 drivers
v0x555568ea1ab0_0 .net "B", 0 0, L_0x5555690f24f0;  1 drivers
v0x555568ea1b50_0 .net "Cin", 0 0, L_0x5555690f2620;  1 drivers
v0x555568e95c80_0 .net "Cout", 0 0, L_0x5555690f2270;  1 drivers
v0x555568e95d40_0 .net "Sum", 0 0, L_0x5555690f1fc0;  1 drivers
v0x555568e93e20_0 .net *"_ivl_0", 0 0, L_0x5555690f1f50;  1 drivers
v0x555568e93ee0_0 .net *"_ivl_4", 0 0, L_0x5555690f2030;  1 drivers
v0x555568e9ba40_0 .net *"_ivl_6", 0 0, L_0x5555690f20f0;  1 drivers
v0x555568e9b2a0_0 .net *"_ivl_8", 0 0, L_0x5555690f2160;  1 drivers
S_0x555568e8dc50 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e82610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f26c0 .functor XOR 1, L_0x5555690f2bd0, L_0x5555690f2d40, C4<0>, C4<0>;
L_0x5555690f2730 .functor XOR 1, L_0x5555690f26c0, L_0x5555690f2e70, C4<0>, C4<0>;
L_0x5555690f27f0 .functor AND 1, L_0x5555690f2bd0, L_0x5555690f2d40, C4<1>, C4<1>;
L_0x5555690f2900 .functor XOR 1, L_0x5555690f2bd0, L_0x5555690f2d40, C4<0>, C4<0>;
L_0x5555690f2970 .functor AND 1, L_0x5555690f2e70, L_0x5555690f2900, C4<1>, C4<1>;
L_0x5555690f2a80 .functor OR 1, L_0x5555690f27f0, L_0x5555690f2970, C4<0>, C4<0>;
v0x555568e93870_0 .net "A", 0 0, L_0x5555690f2bd0;  1 drivers
v0x555568e99030_0 .net "B", 0 0, L_0x5555690f2d40;  1 drivers
v0x555568e990d0_0 .net "Cin", 0 0, L_0x5555690f2e70;  1 drivers
v0x555568e98840_0 .net "Cout", 0 0, L_0x5555690f2a80;  1 drivers
v0x555568e98900_0 .net "Sum", 0 0, L_0x5555690f2730;  1 drivers
v0x555568e96470_0 .net *"_ivl_0", 0 0, L_0x5555690f26c0;  1 drivers
v0x555568e96530_0 .net *"_ivl_4", 0 0, L_0x5555690f27f0;  1 drivers
v0x555568e8a640_0 .net *"_ivl_6", 0 0, L_0x5555690f2900;  1 drivers
v0x555568e887e0_0 .net *"_ivl_8", 0 0, L_0x5555690f2970;  1 drivers
S_0x555568e90660 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e82610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f30a0 .functor XOR 1, L_0x5555690f35c0, L_0x5555690f3780, C4<0>, C4<0>;
L_0x5555690f3110 .functor XOR 1, L_0x5555690f30a0, L_0x5555690f3940, C4<0>, C4<0>;
L_0x5555690f31d0 .functor AND 1, L_0x5555690f35c0, L_0x5555690f3780, C4<1>, C4<1>;
L_0x5555690f32e0 .functor XOR 1, L_0x5555690f35c0, L_0x5555690f3780, C4<0>, C4<0>;
L_0x5555690f3350 .functor AND 1, L_0x5555690f3940, L_0x5555690f32e0, C4<1>, C4<1>;
L_0x5555690f3460 .functor OR 1, L_0x5555690f31d0, L_0x5555690f3350, C4<0>, C4<0>;
v0x555568e904b0_0 .net "A", 0 0, L_0x5555690f35c0;  1 drivers
v0x555568e8fc60_0 .net "B", 0 0, L_0x5555690f3780;  1 drivers
v0x555568e8fd20_0 .net "Cin", 0 0, L_0x5555690f3940;  1 drivers
v0x555568e88180_0 .net "Cout", 0 0, L_0x5555690f3460;  alias, 1 drivers
v0x555568e88240_0 .net "Sum", 0 0, L_0x5555690f3110;  1 drivers
v0x555568e8d9f0_0 .net *"_ivl_0", 0 0, L_0x5555690f30a0;  1 drivers
v0x555568e8dab0_0 .net *"_ivl_4", 0 0, L_0x5555690f31d0;  1 drivers
v0x555568e8d200_0 .net *"_ivl_6", 0 0, L_0x5555690f32e0;  1 drivers
v0x555568e8ae30_0 .net *"_ivl_8", 0 0, L_0x5555690f3350;  1 drivers
S_0x555568e966d0 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568ea72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e603d0_0 .net "A", 3 0, L_0x5555690f60f0;  1 drivers
v0x555568e5fbe0_0 .net "B", 3 0, L_0x5555690f61d0;  1 drivers
v0x555568e5d810_0 .net "Cin", 0 0, L_0x5555690f6270;  1 drivers
v0x555568f25800_0 .net "Cout", 0 0, L_0x5555690f59d0;  1 drivers
v0x555568f258d0_0 .net "Sum", 3 0, L_0x5555690f6050;  1 drivers
v0x555568f69bb0_0 .net "carry", 2 0, L_0x5555690f54d0;  1 drivers
L_0x5555690f4260 .part L_0x5555690f60f0, 0, 1;
L_0x5555690f4390 .part L_0x5555690f61d0, 0, 1;
L_0x5555690f4930 .part L_0x5555690f60f0, 1, 1;
L_0x5555690f4a60 .part L_0x5555690f61d0, 1, 1;
L_0x5555690f4b90 .part L_0x5555690f54d0, 0, 1;
L_0x5555690f5140 .part L_0x5555690f60f0, 2, 1;
L_0x5555690f52b0 .part L_0x5555690f61d0, 2, 1;
L_0x5555690f53e0 .part L_0x5555690f54d0, 1, 1;
L_0x5555690f54d0 .concat8 [ 1 1 1 0], L_0x5555690f4110, L_0x5555690f47e0, L_0x5555690f4ff0;
L_0x5555690f5b30 .part L_0x5555690f60f0, 3, 1;
L_0x5555690f5cf0 .part L_0x5555690f61d0, 3, 1;
L_0x5555690f5eb0 .part L_0x5555690f54d0, 2, 1;
L_0x5555690f6050 .concat8 [ 1 1 1 1], L_0x5555690f3e60, L_0x5555690f4530, L_0x5555690f4ca0, L_0x5555690f5680;
S_0x555568e99290 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e966d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f3df0 .functor XOR 1, L_0x5555690f4260, L_0x5555690f4390, C4<0>, C4<0>;
L_0x5555690f3e60 .functor XOR 1, L_0x5555690f3df0, L_0x5555690f6270, C4<0>, C4<0>;
L_0x5555690f3ed0 .functor AND 1, L_0x5555690f4260, L_0x5555690f4390, C4<1>, C4<1>;
L_0x5555690f3fe0 .functor XOR 1, L_0x5555690f4260, L_0x5555690f4390, C4<0>, C4<0>;
L_0x5555690f4050 .functor AND 1, L_0x5555690f6270, L_0x5555690f3fe0, C4<1>, C4<1>;
L_0x5555690f4110 .functor OR 1, L_0x5555690f3ed0, L_0x5555690f4050, C4<0>, C4<0>;
v0x555568e81c70_0 .net "A", 0 0, L_0x5555690f4260;  1 drivers
v0x555568e7f7f0_0 .net "B", 0 0, L_0x5555690f4390;  1 drivers
v0x555568e7f890_0 .net "Cin", 0 0, L_0x5555690f6270;  alias, 1 drivers
v0x555568e739c0_0 .net "Cout", 0 0, L_0x5555690f4110;  1 drivers
v0x555568e73a80_0 .net "Sum", 0 0, L_0x5555690f3e60;  1 drivers
v0x555568e71b60_0 .net *"_ivl_0", 0 0, L_0x5555690f3df0;  1 drivers
v0x555568e71c20_0 .net *"_ivl_4", 0 0, L_0x5555690f3ed0;  1 drivers
v0x555568e79780_0 .net *"_ivl_6", 0 0, L_0x5555690f3fe0;  1 drivers
v0x555568e78fe0_0 .net *"_ivl_8", 0 0, L_0x5555690f4050;  1 drivers
S_0x555568e7fa50 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e966d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f44c0 .functor XOR 1, L_0x5555690f4930, L_0x5555690f4a60, C4<0>, C4<0>;
L_0x5555690f4530 .functor XOR 1, L_0x5555690f44c0, L_0x5555690f4b90, C4<0>, C4<0>;
L_0x5555690f45a0 .functor AND 1, L_0x5555690f4930, L_0x5555690f4a60, C4<1>, C4<1>;
L_0x5555690f4660 .functor XOR 1, L_0x5555690f4930, L_0x5555690f4a60, C4<0>, C4<0>;
L_0x5555690f46d0 .functor AND 1, L_0x5555690f4b90, L_0x5555690f4660, C4<1>, C4<1>;
L_0x5555690f47e0 .functor OR 1, L_0x5555690f45a0, L_0x5555690f46d0, C4<0>, C4<0>;
v0x555568e715b0_0 .net "A", 0 0, L_0x5555690f4930;  1 drivers
v0x555568e76d70_0 .net "B", 0 0, L_0x5555690f4a60;  1 drivers
v0x555568e76e30_0 .net "Cin", 0 0, L_0x5555690f4b90;  1 drivers
v0x555568e76580_0 .net "Cout", 0 0, L_0x5555690f47e0;  1 drivers
v0x555568e76640_0 .net "Sum", 0 0, L_0x5555690f4530;  1 drivers
v0x555568e741b0_0 .net *"_ivl_0", 0 0, L_0x5555690f44c0;  1 drivers
v0x555568e74270_0 .net *"_ivl_4", 0 0, L_0x5555690f45a0;  1 drivers
v0x555568e68380_0 .net *"_ivl_6", 0 0, L_0x5555690f4660;  1 drivers
v0x555568e66520_0 .net *"_ivl_8", 0 0, L_0x5555690f46d0;  1 drivers
S_0x555568e63040 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e966d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f4c30 .functor XOR 1, L_0x5555690f5140, L_0x5555690f52b0, C4<0>, C4<0>;
L_0x5555690f4ca0 .functor XOR 1, L_0x5555690f4c30, L_0x5555690f53e0, C4<0>, C4<0>;
L_0x5555690f4d60 .functor AND 1, L_0x5555690f5140, L_0x5555690f52b0, C4<1>, C4<1>;
L_0x5555690f4e70 .functor XOR 1, L_0x5555690f5140, L_0x5555690f52b0, C4<0>, C4<0>;
L_0x5555690f4ee0 .functor AND 1, L_0x5555690f53e0, L_0x5555690f4e70, C4<1>, C4<1>;
L_0x5555690f4ff0 .functor OR 1, L_0x5555690f4d60, L_0x5555690f4ee0, C4<0>, C4<0>;
v0x555568e6e1f0_0 .net "A", 0 0, L_0x5555690f5140;  1 drivers
v0x555568e6d9a0_0 .net "B", 0 0, L_0x5555690f52b0;  1 drivers
v0x555568e6da60_0 .net "Cin", 0 0, L_0x5555690f53e0;  1 drivers
v0x555568e65ec0_0 .net "Cout", 0 0, L_0x5555690f4ff0;  1 drivers
v0x555568e65f80_0 .net "Sum", 0 0, L_0x5555690f4ca0;  1 drivers
v0x555568e6b730_0 .net *"_ivl_0", 0 0, L_0x5555690f4c30;  1 drivers
v0x555568e6b7f0_0 .net *"_ivl_4", 0 0, L_0x5555690f4d60;  1 drivers
v0x555568e6af40_0 .net *"_ivl_6", 0 0, L_0x5555690f4e70;  1 drivers
v0x555568e68b70_0 .net *"_ivl_8", 0 0, L_0x5555690f4ee0;  1 drivers
S_0x555568e68dd0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e966d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f5610 .functor XOR 1, L_0x5555690f5b30, L_0x5555690f5cf0, C4<0>, C4<0>;
L_0x5555690f5680 .functor XOR 1, L_0x5555690f5610, L_0x5555690f5eb0, C4<0>, C4<0>;
L_0x5555690f5740 .functor AND 1, L_0x5555690f5b30, L_0x5555690f5cf0, C4<1>, C4<1>;
L_0x5555690f5850 .functor XOR 1, L_0x5555690f5b30, L_0x5555690f5cf0, C4<0>, C4<0>;
L_0x5555690f58c0 .functor AND 1, L_0x5555690f5eb0, L_0x5555690f5850, C4<1>, C4<1>;
L_0x5555690f59d0 .functor OR 1, L_0x5555690f5740, L_0x5555690f58c0, C4<0>, C4<0>;
v0x555568e5d0d0_0 .net "A", 0 0, L_0x5555690f5b30;  1 drivers
v0x555568e5b270_0 .net "B", 0 0, L_0x5555690f5cf0;  1 drivers
v0x555568e5b310_0 .net "Cin", 0 0, L_0x5555690f5eb0;  1 drivers
v0x555568e62de0_0 .net "Cout", 0 0, L_0x5555690f59d0;  alias, 1 drivers
v0x555568e62ea0_0 .net "Sum", 0 0, L_0x5555690f5680;  1 drivers
v0x555568e629e0_0 .net *"_ivl_0", 0 0, L_0x5555690f5610;  1 drivers
v0x555568e62aa0_0 .net *"_ivl_4", 0 0, L_0x5555690f5740;  1 drivers
v0x555568e62640_0 .net *"_ivl_6", 0 0, L_0x5555690f5850;  1 drivers
v0x555568e5ac60_0 .net *"_ivl_8", 0 0, L_0x5555690f58c0;  1 drivers
S_0x555568e6b990 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568ea72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568f25c30_0 .net "A", 3 0, L_0x5555690f86b0;  1 drivers
v0x555568f259d0_0 .net "B", 3 0, L_0x5555690f8750;  1 drivers
v0x555568f63160_0 .net "Cin", 0 0, L_0x5555690f8880;  1 drivers
v0x555568f613f0_0 .net "Cout", 0 0, L_0x5555690f7f90;  1 drivers
v0x555568f614c0_0 .net "Sum", 3 0, L_0x5555690f8610;  1 drivers
v0x555568f68f20_0 .net "carry", 2 0, L_0x5555690f7a90;  1 drivers
L_0x5555690f6820 .part L_0x5555690f86b0, 0, 1;
L_0x5555690f6950 .part L_0x5555690f8750, 0, 1;
L_0x5555690f6ef0 .part L_0x5555690f86b0, 1, 1;
L_0x5555690f7020 .part L_0x5555690f8750, 1, 1;
L_0x5555690f7150 .part L_0x5555690f7a90, 0, 1;
L_0x5555690f7700 .part L_0x5555690f86b0, 2, 1;
L_0x5555690f7870 .part L_0x5555690f8750, 2, 1;
L_0x5555690f79a0 .part L_0x5555690f7a90, 1, 1;
L_0x5555690f7a90 .concat8 [ 1 1 1 0], L_0x5555690f6710, L_0x5555690f6da0, L_0x5555690f75b0;
L_0x5555690f80f0 .part L_0x5555690f86b0, 3, 1;
L_0x5555690f82b0 .part L_0x5555690f8750, 3, 1;
L_0x5555690f8470 .part L_0x5555690f7a90, 2, 1;
L_0x5555690f8610 .concat8 [ 1 1 1 1], L_0x5555690f6460, L_0x5555690f6af0, L_0x5555690f7260, L_0x5555690f7c40;
S_0x555568e6e3a0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e6b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f63f0 .functor XOR 1, L_0x5555690f6820, L_0x5555690f6950, C4<0>, C4<0>;
L_0x5555690f6460 .functor XOR 1, L_0x5555690f63f0, L_0x5555690f8880, C4<0>, C4<0>;
L_0x5555690f64d0 .functor AND 1, L_0x5555690f6820, L_0x5555690f6950, C4<1>, C4<1>;
L_0x5555690f65e0 .functor XOR 1, L_0x5555690f6820, L_0x5555690f6950, C4<0>, C4<0>;
L_0x5555690f6650 .functor AND 1, L_0x5555690f8880, L_0x5555690f65e0, C4<1>, C4<1>;
L_0x5555690f6710 .functor OR 1, L_0x5555690f64d0, L_0x5555690f6650, C4<0>, C4<0>;
v0x555568f69830_0 .net "A", 0 0, L_0x5555690f6820;  1 drivers
v0x555568f5f070_0 .net "B", 0 0, L_0x5555690f6950;  1 drivers
v0x555568f5f110_0 .net "Cin", 0 0, L_0x5555690f8880;  alias, 1 drivers
v0x555568f5eb70_0 .net "Cout", 0 0, L_0x5555690f6710;  1 drivers
v0x555568f5ec30_0 .net "Sum", 0 0, L_0x5555690f6460;  1 drivers
v0x555568f5e910_0 .net *"_ivl_0", 0 0, L_0x5555690f63f0;  1 drivers
v0x555568f5e9d0_0 .net *"_ivl_4", 0 0, L_0x5555690f64d0;  1 drivers
v0x555568f1ab30_0 .net *"_ivl_6", 0 0, L_0x5555690f65e0;  1 drivers
v0x555568f5e740_0 .net *"_ivl_8", 0 0, L_0x5555690f6650;  1 drivers
S_0x555568e74410 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e6b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f6a80 .functor XOR 1, L_0x5555690f6ef0, L_0x5555690f7020, C4<0>, C4<0>;
L_0x5555690f6af0 .functor XOR 1, L_0x5555690f6a80, L_0x5555690f7150, C4<0>, C4<0>;
L_0x5555690f6b60 .functor AND 1, L_0x5555690f6ef0, L_0x5555690f7020, C4<1>, C4<1>;
L_0x5555690f6c20 .functor XOR 1, L_0x5555690f6ef0, L_0x5555690f7020, C4<0>, C4<0>;
L_0x5555690f6c90 .functor AND 1, L_0x5555690f7150, L_0x5555690f6c20, C4<1>, C4<1>;
L_0x5555690f6da0 .functor OR 1, L_0x5555690f6b60, L_0x5555690f6c90, C4<0>, C4<0>;
v0x555568f53ae0_0 .net "A", 0 0, L_0x5555690f6ef0;  1 drivers
v0x555568f53530_0 .net "B", 0 0, L_0x5555690f7020;  1 drivers
v0x555568f535f0_0 .net "Cin", 0 0, L_0x5555690f7150;  1 drivers
v0x555568f532d0_0 .net "Cout", 0 0, L_0x5555690f6da0;  1 drivers
v0x555568f53390_0 .net "Sum", 0 0, L_0x5555690f6af0;  1 drivers
v0x555568f53100_0 .net *"_ivl_0", 0 0, L_0x5555690f6a80;  1 drivers
v0x555568f531c0_0 .net *"_ivl_4", 0 0, L_0x5555690f6b60;  1 drivers
v0x555568f483f0_0 .net *"_ivl_6", 0 0, L_0x5555690f6c20;  1 drivers
v0x555568f47ef0_0 .net *"_ivl_8", 0 0, L_0x5555690f6c90;  1 drivers
S_0x555568e76fd0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e6b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f71f0 .functor XOR 1, L_0x5555690f7700, L_0x5555690f7870, C4<0>, C4<0>;
L_0x5555690f7260 .functor XOR 1, L_0x5555690f71f0, L_0x5555690f79a0, C4<0>, C4<0>;
L_0x5555690f7320 .functor AND 1, L_0x5555690f7700, L_0x5555690f7870, C4<1>, C4<1>;
L_0x5555690f7430 .functor XOR 1, L_0x5555690f7700, L_0x5555690f7870, C4<0>, C4<0>;
L_0x5555690f74a0 .functor AND 1, L_0x5555690f79a0, L_0x5555690f7430, C4<1>, C4<1>;
L_0x5555690f75b0 .functor OR 1, L_0x5555690f7320, L_0x5555690f74a0, C4<0>, C4<0>;
v0x555568f47d40_0 .net "A", 0 0, L_0x5555690f7700;  1 drivers
v0x555568f47ac0_0 .net "B", 0 0, L_0x5555690f7870;  1 drivers
v0x555568f47b80_0 .net "Cin", 0 0, L_0x5555690f79a0;  1 drivers
v0x555568f3cdb0_0 .net "Cout", 0 0, L_0x5555690f75b0;  1 drivers
v0x555568f3ce70_0 .net "Sum", 0 0, L_0x5555690f7260;  1 drivers
v0x555568f3c8b0_0 .net *"_ivl_0", 0 0, L_0x5555690f71f0;  1 drivers
v0x555568f3c970_0 .net *"_ivl_4", 0 0, L_0x5555690f7320;  1 drivers
v0x555568f3c650_0 .net *"_ivl_6", 0 0, L_0x5555690f7430;  1 drivers
v0x555568f1a670_0 .net *"_ivl_8", 0 0, L_0x5555690f74a0;  1 drivers
S_0x555568e799e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e6b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f7bd0 .functor XOR 1, L_0x5555690f80f0, L_0x5555690f82b0, C4<0>, C4<0>;
L_0x5555690f7c40 .functor XOR 1, L_0x5555690f7bd0, L_0x5555690f8470, C4<0>, C4<0>;
L_0x5555690f7d00 .functor AND 1, L_0x5555690f80f0, L_0x5555690f82b0, C4<1>, C4<1>;
L_0x5555690f7e10 .functor XOR 1, L_0x5555690f80f0, L_0x5555690f82b0, C4<0>, C4<0>;
L_0x5555690f7e80 .functor AND 1, L_0x5555690f8470, L_0x5555690f7e10, C4<1>, C4<1>;
L_0x5555690f7f90 .functor OR 1, L_0x5555690f7d00, L_0x5555690f7e80, C4<0>, C4<0>;
v0x555568f3c530_0 .net "A", 0 0, L_0x5555690f80f0;  1 drivers
v0x555568f31770_0 .net "B", 0 0, L_0x5555690f82b0;  1 drivers
v0x555568f31810_0 .net "Cin", 0 0, L_0x5555690f8470;  1 drivers
v0x555568f31270_0 .net "Cout", 0 0, L_0x5555690f7f90;  alias, 1 drivers
v0x555568f31330_0 .net "Sum", 0 0, L_0x5555690f7c40;  1 drivers
v0x555568f31010_0 .net *"_ivl_0", 0 0, L_0x5555690f7bd0;  1 drivers
v0x555568f310d0_0 .net *"_ivl_4", 0 0, L_0x5555690f7d00;  1 drivers
v0x555568f30e40_0 .net *"_ivl_6", 0 0, L_0x5555690f7e10;  1 drivers
v0x555568f26130_0 .net *"_ivl_8", 0 0, L_0x5555690f7e80;  1 drivers
S_0x555568e60630 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568ea72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568f3efe0_0 .net "A", 3 0, L_0x5555690fabc0;  1 drivers
v0x555568f44850_0 .net "B", 3 0, L_0x5555690facd0;  1 drivers
v0x555568f44060_0 .net "Cin", 0 0, L_0x5555690fad70;  1 drivers
v0x555568f41c90_0 .net "Cout", 0 0, L_0x5555690fa4a0;  1 drivers
v0x555568f41d60_0 .net "Sum", 3 0, L_0x5555690fab20;  1 drivers
v0x555568f35e60_0 .net "carry", 2 0, L_0x5555690f9fa0;  1 drivers
L_0x5555690f8d30 .part L_0x5555690fabc0, 0, 1;
L_0x5555690f8e60 .part L_0x5555690facd0, 0, 1;
L_0x5555690f9400 .part L_0x5555690fabc0, 1, 1;
L_0x5555690f9530 .part L_0x5555690facd0, 1, 1;
L_0x5555690f9660 .part L_0x5555690f9fa0, 0, 1;
L_0x5555690f9c10 .part L_0x5555690fabc0, 2, 1;
L_0x5555690f9d80 .part L_0x5555690facd0, 2, 1;
L_0x5555690f9eb0 .part L_0x5555690f9fa0, 1, 1;
L_0x5555690f9fa0 .concat8 [ 1 1 1 0], L_0x5555690f8be0, L_0x5555690f92b0, L_0x5555690f9ac0;
L_0x5555690fa600 .part L_0x5555690fabc0, 3, 1;
L_0x5555690fa7c0 .part L_0x5555690facd0, 3, 1;
L_0x5555690fa980 .part L_0x5555690f9fa0, 2, 1;
L_0x5555690fab20 .concat8 [ 1 1 1 1], L_0x5555690f8a20, L_0x5555690f9000, L_0x5555690f9770, L_0x5555690fa150;
S_0x555568f58b70 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e60630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f89b0 .functor XOR 1, L_0x5555690f8d30, L_0x5555690f8e60, C4<0>, C4<0>;
L_0x5555690f8a20 .functor XOR 1, L_0x5555690f89b0, L_0x5555690fad70, C4<0>, C4<0>;
L_0x5555690f8a90 .functor AND 1, L_0x5555690f8d30, L_0x5555690f8e60, C4<1>, C4<1>;
L_0x5555690f8b00 .functor XOR 1, L_0x5555690f8d30, L_0x5555690f8e60, C4<0>, C4<0>;
L_0x5555690f8b70 .functor AND 1, L_0x5555690fad70, L_0x5555690f8b00, C4<1>, C4<1>;
L_0x5555690f8be0 .functor OR 1, L_0x5555690f8a90, L_0x5555690f8b70, C4<0>, C4<0>;
v0x555568f60e90_0 .net "A", 0 0, L_0x5555690f8d30;  1 drivers
v0x555568f66510_0 .net "B", 0 0, L_0x5555690f8e60;  1 drivers
v0x555568f665b0_0 .net "Cin", 0 0, L_0x5555690fad70;  alias, 1 drivers
v0x555568f65d20_0 .net "Cout", 0 0, L_0x5555690f8be0;  1 drivers
v0x555568f65de0_0 .net "Sum", 0 0, L_0x5555690f8a20;  1 drivers
v0x555568f63950_0 .net *"_ivl_0", 0 0, L_0x5555690f89b0;  1 drivers
v0x555568f63a10_0 .net *"_ivl_4", 0 0, L_0x5555690f8a90;  1 drivers
v0x555568f58120_0 .net *"_ivl_6", 0 0, L_0x5555690f8b00;  1 drivers
v0x555568f562c0_0 .net *"_ivl_8", 0 0, L_0x5555690f8b70;  1 drivers
S_0x555568f5b730 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e60630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f8f90 .functor XOR 1, L_0x5555690f9400, L_0x5555690f9530, C4<0>, C4<0>;
L_0x5555690f9000 .functor XOR 1, L_0x5555690f8f90, L_0x5555690f9660, C4<0>, C4<0>;
L_0x5555690f9070 .functor AND 1, L_0x5555690f9400, L_0x5555690f9530, C4<1>, C4<1>;
L_0x5555690f9130 .functor XOR 1, L_0x5555690f9400, L_0x5555690f9530, C4<0>, C4<0>;
L_0x5555690f91a0 .functor AND 1, L_0x5555690f9660, L_0x5555690f9130, C4<1>, C4<1>;
L_0x5555690f92b0 .functor OR 1, L_0x5555690f9070, L_0x5555690f91a0, C4<0>, C4<0>;
v0x555568f5df90_0 .net "A", 0 0, L_0x5555690f9400;  1 drivers
v0x555568f5d740_0 .net "B", 0 0, L_0x5555690f9530;  1 drivers
v0x555568f5d800_0 .net "Cin", 0 0, L_0x5555690f9660;  1 drivers
v0x555568f55c60_0 .net "Cout", 0 0, L_0x5555690f92b0;  1 drivers
v0x555568f55d20_0 .net "Sum", 0 0, L_0x5555690f9000;  1 drivers
v0x555568f5b4d0_0 .net *"_ivl_0", 0 0, L_0x5555690f8f90;  1 drivers
v0x555568f5b590_0 .net *"_ivl_4", 0 0, L_0x5555690f9070;  1 drivers
v0x555568f5ace0_0 .net *"_ivl_6", 0 0, L_0x5555690f9130;  1 drivers
v0x555568f58910_0 .net *"_ivl_8", 0 0, L_0x5555690f91a0;  1 drivers
S_0x555568f5e140 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e60630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690f9700 .functor XOR 1, L_0x5555690f9c10, L_0x5555690f9d80, C4<0>, C4<0>;
L_0x5555690f9770 .functor XOR 1, L_0x5555690f9700, L_0x5555690f9eb0, C4<0>, C4<0>;
L_0x5555690f9830 .functor AND 1, L_0x5555690f9c10, L_0x5555690f9d80, C4<1>, C4<1>;
L_0x5555690f9940 .functor XOR 1, L_0x5555690f9c10, L_0x5555690f9d80, C4<0>, C4<0>;
L_0x5555690f99b0 .functor AND 1, L_0x5555690f9eb0, L_0x5555690f9940, C4<1>, C4<1>;
L_0x5555690f9ac0 .functor OR 1, L_0x5555690f9830, L_0x5555690f99b0, C4<0>, C4<0>;
v0x555568f4cb90_0 .net "A", 0 0, L_0x5555690f9c10;  1 drivers
v0x555568f4ac80_0 .net "B", 0 0, L_0x5555690f9d80;  1 drivers
v0x555568f4ad40_0 .net "Cin", 0 0, L_0x5555690f9eb0;  1 drivers
v0x555568f528a0_0 .net "Cout", 0 0, L_0x5555690f9ac0;  1 drivers
v0x555568f52960_0 .net "Sum", 0 0, L_0x5555690f9770;  1 drivers
v0x555568f52100_0 .net *"_ivl_0", 0 0, L_0x5555690f9700;  1 drivers
v0x555568f521c0_0 .net *"_ivl_4", 0 0, L_0x5555690f9830;  1 drivers
v0x555568f4a620_0 .net *"_ivl_6", 0 0, L_0x5555690f9940;  1 drivers
v0x555568f4fe90_0 .net *"_ivl_8", 0 0, L_0x5555690f99b0;  1 drivers
S_0x555568f63bb0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e60630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690fa0e0 .functor XOR 1, L_0x5555690fa600, L_0x5555690fa7c0, C4<0>, C4<0>;
L_0x5555690fa150 .functor XOR 1, L_0x5555690fa0e0, L_0x5555690fa980, C4<0>, C4<0>;
L_0x5555690fa210 .functor AND 1, L_0x5555690fa600, L_0x5555690fa7c0, C4<1>, C4<1>;
L_0x5555690fa320 .functor XOR 1, L_0x5555690fa600, L_0x5555690fa7c0, C4<0>, C4<0>;
L_0x5555690fa390 .functor AND 1, L_0x5555690fa980, L_0x5555690fa320, C4<1>, C4<1>;
L_0x5555690fa4a0 .functor OR 1, L_0x5555690fa210, L_0x5555690fa390, C4<0>, C4<0>;
v0x555568f4f750_0 .net "A", 0 0, L_0x5555690fa600;  1 drivers
v0x555568f4d2d0_0 .net "B", 0 0, L_0x5555690fa7c0;  1 drivers
v0x555568f4d370_0 .net "Cin", 0 0, L_0x5555690fa980;  1 drivers
v0x555568f414a0_0 .net "Cout", 0 0, L_0x5555690fa4a0;  alias, 1 drivers
v0x555568f41560_0 .net "Sum", 0 0, L_0x5555690fa150;  1 drivers
v0x555568f3f640_0 .net *"_ivl_0", 0 0, L_0x5555690fa0e0;  1 drivers
v0x555568f3f700_0 .net *"_ivl_4", 0 0, L_0x5555690fa210;  1 drivers
v0x555568f47260_0 .net *"_ivl_6", 0 0, L_0x5555690fa320;  1 drivers
v0x555568f46ac0_0 .net *"_ivl_8", 0 0, L_0x5555690fa390;  1 drivers
S_0x555568f66770 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568ea72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568f19c40_0 .net "A", 3 0, L_0x5555690fd120;  1 drivers
v0x555568f19840_0 .net "B", 3 0, L_0x5555690fd1c0;  1 drivers
v0x555568f194a0_0 .net "Cin", 0 0, L_0x5555690fd2f0;  1 drivers
v0x555568f119c0_0 .net "Cout", 0 0, L_0x5555690fca00;  1 drivers
v0x555568f11a90_0 .net "Sum", 3 0, L_0x5555690fd080;  1 drivers
v0x555568f17230_0 .net "carry", 2 0, L_0x5555690fc500;  1 drivers
L_0x5555690fb290 .part L_0x5555690fd120, 0, 1;
L_0x5555690fb3c0 .part L_0x5555690fd1c0, 0, 1;
L_0x5555690fb960 .part L_0x5555690fd120, 1, 1;
L_0x5555690fba90 .part L_0x5555690fd1c0, 1, 1;
L_0x5555690fbbc0 .part L_0x5555690fc500, 0, 1;
L_0x5555690fc170 .part L_0x5555690fd120, 2, 1;
L_0x5555690fc2e0 .part L_0x5555690fd1c0, 2, 1;
L_0x5555690fc410 .part L_0x5555690fc500, 1, 1;
L_0x5555690fc500 .concat8 [ 1 1 1 0], L_0x5555690fb140, L_0x5555690fb810, L_0x5555690fc020;
L_0x5555690fcb60 .part L_0x5555690fd120, 3, 1;
L_0x5555690fcd20 .part L_0x5555690fd1c0, 3, 1;
L_0x5555690fcee0 .part L_0x5555690fc500, 2, 1;
L_0x5555690fd080 .concat8 [ 1 1 1 1], L_0x5555690faf30, L_0x5555690fb560, L_0x5555690fbcd0, L_0x5555690fc6b0;
S_0x555568f69180 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f66770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690fac60 .functor XOR 1, L_0x5555690fb290, L_0x5555690fb3c0, C4<0>, C4<0>;
L_0x5555690faf30 .functor XOR 1, L_0x5555690fac60, L_0x5555690fd2f0, C4<0>, C4<0>;
L_0x5555690fafa0 .functor AND 1, L_0x5555690fb290, L_0x5555690fb3c0, C4<1>, C4<1>;
L_0x5555690fb010 .functor XOR 1, L_0x5555690fb290, L_0x5555690fb3c0, C4<0>, C4<0>;
L_0x5555690fb080 .functor AND 1, L_0x5555690fd2f0, L_0x5555690fb010, C4<1>, C4<1>;
L_0x5555690fb140 .functor OR 1, L_0x5555690fafa0, L_0x5555690fb080, C4<0>, C4<0>;
v0x555568f3bcd0_0 .net "A", 0 0, L_0x5555690fb290;  1 drivers
v0x555568f3b480_0 .net "B", 0 0, L_0x5555690fb3c0;  1 drivers
v0x555568f3b520_0 .net "Cin", 0 0, L_0x5555690fd2f0;  alias, 1 drivers
v0x555568f339a0_0 .net "Cout", 0 0, L_0x5555690fb140;  1 drivers
v0x555568f33a60_0 .net "Sum", 0 0, L_0x5555690faf30;  1 drivers
v0x555568f39210_0 .net *"_ivl_0", 0 0, L_0x5555690fac60;  1 drivers
v0x555568f392d0_0 .net *"_ivl_4", 0 0, L_0x5555690fafa0;  1 drivers
v0x555568f38a20_0 .net *"_ivl_6", 0 0, L_0x5555690fb010;  1 drivers
v0x555568f36650_0 .net *"_ivl_8", 0 0, L_0x5555690fb080;  1 drivers
S_0x555568e5da70 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f66770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690fb4f0 .functor XOR 1, L_0x5555690fb960, L_0x5555690fba90, C4<0>, C4<0>;
L_0x5555690fb560 .functor XOR 1, L_0x5555690fb4f0, L_0x5555690fbbc0, C4<0>, C4<0>;
L_0x5555690fb5d0 .functor AND 1, L_0x5555690fb960, L_0x5555690fba90, C4<1>, C4<1>;
L_0x5555690fb690 .functor XOR 1, L_0x5555690fb960, L_0x5555690fba90, C4<0>, C4<0>;
L_0x5555690fb700 .functor AND 1, L_0x5555690fbbc0, L_0x5555690fb690, C4<1>, C4<1>;
L_0x5555690fb810 .functor OR 1, L_0x5555690fb5d0, L_0x5555690fb700, C4<0>, C4<0>;
v0x555568f2a8d0_0 .net "A", 0 0, L_0x5555690fb960;  1 drivers
v0x555568f289c0_0 .net "B", 0 0, L_0x5555690fba90;  1 drivers
v0x555568f28a80_0 .net "Cin", 0 0, L_0x5555690fbbc0;  1 drivers
v0x555568f305e0_0 .net "Cout", 0 0, L_0x5555690fb810;  1 drivers
v0x555568f306a0_0 .net "Sum", 0 0, L_0x5555690fb560;  1 drivers
v0x555568f2fe40_0 .net *"_ivl_0", 0 0, L_0x5555690fb4f0;  1 drivers
v0x555568f2ff00_0 .net *"_ivl_4", 0 0, L_0x5555690fb5d0;  1 drivers
v0x555568f28360_0 .net *"_ivl_6", 0 0, L_0x5555690fb690;  1 drivers
v0x555568f2dbd0_0 .net *"_ivl_8", 0 0, L_0x5555690fb700;  1 drivers
S_0x555568f52b00 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f66770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690fbc60 .functor XOR 1, L_0x5555690fc170, L_0x5555690fc2e0, C4<0>, C4<0>;
L_0x5555690fbcd0 .functor XOR 1, L_0x5555690fbc60, L_0x5555690fc410, C4<0>, C4<0>;
L_0x5555690fbd90 .functor AND 1, L_0x5555690fc170, L_0x5555690fc2e0, C4<1>, C4<1>;
L_0x5555690fbea0 .functor XOR 1, L_0x5555690fc170, L_0x5555690fc2e0, C4<0>, C4<0>;
L_0x5555690fbf10 .functor AND 1, L_0x5555690fc410, L_0x5555690fbea0, C4<1>, C4<1>;
L_0x5555690fc020 .functor OR 1, L_0x5555690fbd90, L_0x5555690fbf10, C4<0>, C4<0>;
v0x555568f2d490_0 .net "A", 0 0, L_0x5555690fc170;  1 drivers
v0x555568f2b010_0 .net "B", 0 0, L_0x5555690fc2e0;  1 drivers
v0x555568f2b0d0_0 .net "Cin", 0 0, L_0x5555690fc410;  1 drivers
v0x555568f1f1e0_0 .net "Cout", 0 0, L_0x5555690fc020;  1 drivers
v0x555568f1f2a0_0 .net "Sum", 0 0, L_0x5555690fbcd0;  1 drivers
v0x555568f1d380_0 .net *"_ivl_0", 0 0, L_0x5555690fbc60;  1 drivers
v0x555568f1d440_0 .net *"_ivl_4", 0 0, L_0x5555690fbd90;  1 drivers
v0x555568f24fa0_0 .net *"_ivl_6", 0 0, L_0x5555690fbea0;  1 drivers
v0x555568f24800_0 .net *"_ivl_8", 0 0, L_0x5555690fbf10;  1 drivers
S_0x555568f39470 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f66770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690fc640 .functor XOR 1, L_0x5555690fcb60, L_0x5555690fcd20, C4<0>, C4<0>;
L_0x5555690fc6b0 .functor XOR 1, L_0x5555690fc640, L_0x5555690fcee0, C4<0>, C4<0>;
L_0x5555690fc770 .functor AND 1, L_0x5555690fcb60, L_0x5555690fcd20, C4<1>, C4<1>;
L_0x5555690fc880 .functor XOR 1, L_0x5555690fcb60, L_0x5555690fcd20, C4<0>, C4<0>;
L_0x5555690fc8f0 .functor AND 1, L_0x5555690fcee0, L_0x5555690fc880, C4<1>, C4<1>;
L_0x5555690fca00 .functor OR 1, L_0x5555690fc770, L_0x5555690fc8f0, C4<0>, C4<0>;
v0x555568f1cdd0_0 .net "A", 0 0, L_0x5555690fcb60;  1 drivers
v0x555568f22590_0 .net "B", 0 0, L_0x5555690fcd20;  1 drivers
v0x555568f22630_0 .net "Cin", 0 0, L_0x5555690fcee0;  1 drivers
v0x555568f21da0_0 .net "Cout", 0 0, L_0x5555690fca00;  alias, 1 drivers
v0x555568f21e60_0 .net "Sum", 0 0, L_0x5555690fc6b0;  1 drivers
v0x555568f1f9d0_0 .net *"_ivl_0", 0 0, L_0x5555690fc640;  1 drivers
v0x555568f1fa90_0 .net *"_ivl_4", 0 0, L_0x5555690fc770;  1 drivers
v0x555568f13e80_0 .net *"_ivl_6", 0 0, L_0x5555690fc880;  1 drivers
v0x555568f12020_0 .net *"_ivl_8", 0 0, L_0x5555690fc8f0;  1 drivers
S_0x555568f3be80 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568ea72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ed4cc0_0 .net "A", 3 0, L_0x5555690ff620;  1 drivers
v0x555568ed4a60_0 .net "B", 3 0, L_0x5555690ff760;  1 drivers
v0x555568ed4890_0 .net "Cin", 0 0, L_0x5555690ff800;  1 drivers
v0x555568ec9b80_0 .net "Cout", 0 0, L_0x5555690e7eb0;  1 drivers
v0x555568ec9c50_0 .net "Sum", 3 0, L_0x5555690ff580;  1 drivers
v0x555568ec9680_0 .net "carry", 2 0, L_0x5555690feab0;  1 drivers
L_0x5555690fd840 .part L_0x5555690ff620, 0, 1;
L_0x5555690fd970 .part L_0x5555690ff760, 0, 1;
L_0x5555690fdf10 .part L_0x5555690ff620, 1, 1;
L_0x5555690fe040 .part L_0x5555690ff760, 1, 1;
L_0x5555690fe170 .part L_0x5555690feab0, 0, 1;
L_0x5555690fe720 .part L_0x5555690ff620, 2, 1;
L_0x5555690fe890 .part L_0x5555690ff760, 2, 1;
L_0x5555690fe9c0 .part L_0x5555690feab0, 1, 1;
L_0x5555690feab0 .concat8 [ 1 1 1 0], L_0x5555690fd6f0, L_0x5555690fddc0, L_0x5555690fe5d0;
L_0x5555690ff000 .part L_0x5555690ff620, 3, 1;
L_0x5555690ff220 .part L_0x5555690ff760, 3, 1;
L_0x5555690ff3e0 .part L_0x5555690feab0, 2, 1;
L_0x5555690ff580 .concat8 [ 1 1 1 1], L_0x5555690fd490, L_0x5555690fdb10, L_0x5555690fe280, L_0x5555690fec60;
S_0x555568f41ef0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f3be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690fd420 .functor XOR 1, L_0x5555690fd840, L_0x5555690fd970, C4<0>, C4<0>;
L_0x5555690fd490 .functor XOR 1, L_0x5555690fd420, L_0x5555690ff800, C4<0>, C4<0>;
L_0x5555690fd500 .functor AND 1, L_0x5555690fd840, L_0x5555690fd970, C4<1>, C4<1>;
L_0x5555690fd5c0 .functor XOR 1, L_0x5555690fd840, L_0x5555690fd970, C4<0>, C4<0>;
L_0x5555690fd630 .functor AND 1, L_0x5555690ff800, L_0x5555690fd5c0, C4<1>, C4<1>;
L_0x5555690fd6f0 .functor OR 1, L_0x5555690fd500, L_0x5555690fd630, C4<0>, C4<0>;
v0x555568f14720_0 .net "A", 0 0, L_0x5555690fd840;  1 drivers
v0x555568ec9250_0 .net "B", 0 0, L_0x5555690fd970;  1 drivers
v0x555568ec92f0_0 .net "Cin", 0 0, L_0x5555690ff800;  alias, 1 drivers
v0x555568f0d600_0 .net "Cout", 0 0, L_0x5555690fd6f0;  1 drivers
v0x555568f0d6c0_0 .net "Sum", 0 0, L_0x5555690fd490;  1 drivers
v0x555568f0d3a0_0 .net *"_ivl_0", 0 0, L_0x5555690fd420;  1 drivers
v0x555568f0d460_0 .net *"_ivl_4", 0 0, L_0x5555690fd500;  1 drivers
v0x555568f0d1d0_0 .net *"_ivl_6", 0 0, L_0x5555690fd5c0;  1 drivers
v0x555568f02ac0_0 .net *"_ivl_8", 0 0, L_0x5555690fd630;  1 drivers
S_0x555568f44ab0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f3be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690fdaa0 .functor XOR 1, L_0x5555690fdf10, L_0x5555690fe040, C4<0>, C4<0>;
L_0x5555690fdb10 .functor XOR 1, L_0x5555690fdaa0, L_0x5555690fe170, C4<0>, C4<0>;
L_0x5555690fdb80 .functor AND 1, L_0x5555690fdf10, L_0x5555690fe040, C4<1>, C4<1>;
L_0x5555690fdc40 .functor XOR 1, L_0x5555690fdf10, L_0x5555690fe040, C4<0>, C4<0>;
L_0x5555690fdcb0 .functor AND 1, L_0x5555690fe170, L_0x5555690fdc40, C4<1>, C4<1>;
L_0x5555690fddc0 .functor OR 1, L_0x5555690fdb80, L_0x5555690fdcb0, C4<0>, C4<0>;
v0x555568f02670_0 .net "A", 0 0, L_0x5555690fdf10;  1 drivers
v0x555568f02360_0 .net "B", 0 0, L_0x5555690fe040;  1 drivers
v0x555568f02420_0 .net "Cin", 0 0, L_0x5555690fe170;  1 drivers
v0x555568ebe580_0 .net "Cout", 0 0, L_0x5555690fddc0;  1 drivers
v0x555568ebe640_0 .net "Sum", 0 0, L_0x5555690fdb10;  1 drivers
v0x555568f02190_0 .net *"_ivl_0", 0 0, L_0x5555690fdaa0;  1 drivers
v0x555568f02250_0 .net *"_ivl_4", 0 0, L_0x5555690fdb80;  1 drivers
v0x555568ef7480_0 .net *"_ivl_6", 0 0, L_0x5555690fdc40;  1 drivers
v0x555568ef6f80_0 .net *"_ivl_8", 0 0, L_0x5555690fdcb0;  1 drivers
S_0x555568f474c0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f3be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690fe210 .functor XOR 1, L_0x5555690fe720, L_0x5555690fe890, C4<0>, C4<0>;
L_0x5555690fe280 .functor XOR 1, L_0x5555690fe210, L_0x5555690fe9c0, C4<0>, C4<0>;
L_0x5555690fe340 .functor AND 1, L_0x5555690fe720, L_0x5555690fe890, C4<1>, C4<1>;
L_0x5555690fe450 .functor XOR 1, L_0x5555690fe720, L_0x5555690fe890, C4<0>, C4<0>;
L_0x5555690fe4c0 .functor AND 1, L_0x5555690fe9c0, L_0x5555690fe450, C4<1>, C4<1>;
L_0x5555690fe5d0 .functor OR 1, L_0x5555690fe340, L_0x5555690fe4c0, C4<0>, C4<0>;
v0x555568ef6dd0_0 .net "A", 0 0, L_0x5555690fe720;  1 drivers
v0x555568ef6b50_0 .net "B", 0 0, L_0x5555690fe890;  1 drivers
v0x555568ef6c10_0 .net "Cin", 0 0, L_0x5555690fe9c0;  1 drivers
v0x555568eebe40_0 .net "Cout", 0 0, L_0x5555690fe5d0;  1 drivers
v0x555568eebf00_0 .net "Sum", 0 0, L_0x5555690fe280;  1 drivers
v0x555568eeb940_0 .net *"_ivl_0", 0 0, L_0x5555690fe210;  1 drivers
v0x555568eeba00_0 .net *"_ivl_4", 0 0, L_0x5555690fe340;  1 drivers
v0x555568eeb6e0_0 .net *"_ivl_6", 0 0, L_0x5555690fe450;  1 drivers
v0x555568eeb510_0 .net *"_ivl_8", 0 0, L_0x5555690fe4c0;  1 drivers
S_0x555568f4d530 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f3be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690febf0 .functor XOR 1, L_0x5555690ff000, L_0x5555690ff220, C4<0>, C4<0>;
L_0x5555690fec60 .functor XOR 1, L_0x5555690febf0, L_0x5555690ff3e0, C4<0>, C4<0>;
L_0x5555690fed20 .functor AND 1, L_0x5555690ff000, L_0x5555690ff220, C4<1>, C4<1>;
L_0x5555690fee30 .functor XOR 1, L_0x5555690ff000, L_0x5555690ff220, C4<0>, C4<0>;
L_0x5555690feea0 .functor AND 1, L_0x5555690ff3e0, L_0x5555690fee30, C4<1>, C4<1>;
L_0x5555690e7eb0 .functor OR 1, L_0x5555690fed20, L_0x5555690feea0, C4<0>, C4<0>;
v0x555568ee08b0_0 .net "A", 0 0, L_0x5555690ff000;  1 drivers
v0x555568ee0300_0 .net "B", 0 0, L_0x5555690ff220;  1 drivers
v0x555568ee03a0_0 .net "Cin", 0 0, L_0x5555690ff3e0;  1 drivers
v0x555568ee00a0_0 .net "Cout", 0 0, L_0x5555690e7eb0;  alias, 1 drivers
v0x555568ee0160_0 .net "Sum", 0 0, L_0x5555690fec60;  1 drivers
v0x555568ebe0c0_0 .net *"_ivl_0", 0 0, L_0x5555690febf0;  1 drivers
v0x555568ebe180_0 .net *"_ivl_4", 0 0, L_0x5555690fed20;  1 drivers
v0x555568edfed0_0 .net *"_ivl_6", 0 0, L_0x5555690fee30;  1 drivers
v0x555568ed51c0_0 .net *"_ivl_8", 0 0, L_0x5555690feea0;  1 drivers
S_0x555568f500f0 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568ea72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ee4ef0_0 .net "A", 3 0, L_0x555569101b40;  1 drivers
v0x555568ee3090_0 .net "B", 3 0, L_0x5555690ff8a0;  1 drivers
v0x555568eeacb0_0 .net "Cin", 0 0, L_0x5555691021c0;  1 drivers
v0x555568eea510_0 .net "Cout", 0 0, L_0x555569101430;  alias, 1 drivers
v0x555568eea5e0_0 .net "Sum", 3 0, L_0x555569101aa0;  1 drivers
v0x555568ee2a30_0 .net "carry", 2 0, L_0x555569100f30;  1 drivers
L_0x5555690ffd80 .part L_0x555569101b40, 0, 1;
L_0x5555690ffeb0 .part L_0x5555690ff8a0, 0, 1;
L_0x555569100410 .part L_0x555569101b40, 1, 1;
L_0x555569100540 .part L_0x5555690ff8a0, 1, 1;
L_0x555569100670 .part L_0x555569100f30, 0, 1;
L_0x555569100be0 .part L_0x555569101b40, 2, 1;
L_0x555569100d10 .part L_0x5555690ff8a0, 2, 1;
L_0x555569100e40 .part L_0x555569100f30, 1, 1;
L_0x555569100f30 .concat8 [ 1 1 1 0], L_0x5555690ffc70, L_0x555569100300, L_0x555569100ad0;
L_0x555569101580 .part L_0x555569101b40, 3, 1;
L_0x555569101740 .part L_0x5555690ff8a0, 3, 1;
L_0x555569101900 .part L_0x555569100f30, 2, 1;
L_0x555569101aa0 .concat8 [ 1 1 1 1], L_0x5555690ff9c0, L_0x555569100050, L_0x555569100780, L_0x5555691010e0;
S_0x555568f368b0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f500f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ff950 .functor XOR 1, L_0x5555690ffd80, L_0x5555690ffeb0, C4<0>, C4<0>;
L_0x5555690ff9c0 .functor XOR 1, L_0x5555690ff950, L_0x5555691021c0, C4<0>, C4<0>;
L_0x5555690ffa30 .functor AND 1, L_0x5555690ffd80, L_0x5555690ffeb0, C4<1>, C4<1>;
L_0x5555690ffb40 .functor XOR 1, L_0x5555690ffd80, L_0x5555690ffeb0, C4<0>, C4<0>;
L_0x5555690ffbb0 .functor AND 1, L_0x5555691021c0, L_0x5555690ffb40, C4<1>, C4<1>;
L_0x5555690ffc70 .functor OR 1, L_0x5555690ffa30, L_0x5555690ffbb0, C4<0>, C4<0>;
v0x555568f06c60_0 .net "A", 0 0, L_0x5555690ffd80;  1 drivers
v0x555568f04e40_0 .net "B", 0 0, L_0x5555690ffeb0;  1 drivers
v0x555568f04ee0_0 .net "Cin", 0 0, L_0x5555691021c0;  alias, 1 drivers
v0x555568f0c970_0 .net "Cout", 0 0, L_0x5555690ffc70;  1 drivers
v0x555568f0ca30_0 .net "Sum", 0 0, L_0x5555690ff9c0;  1 drivers
v0x555568f0c1d0_0 .net *"_ivl_0", 0 0, L_0x5555690ff950;  1 drivers
v0x555568f0c290_0 .net *"_ivl_4", 0 0, L_0x5555690ffa30;  1 drivers
v0x555568f04830_0 .net *"_ivl_6", 0 0, L_0x5555690ffb40;  1 drivers
v0x555568f09f60_0 .net *"_ivl_8", 0 0, L_0x5555690ffbb0;  1 drivers
S_0x555568f19ea0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f500f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690fffe0 .functor XOR 1, L_0x555569100410, L_0x555569100540, C4<0>, C4<0>;
L_0x555569100050 .functor XOR 1, L_0x5555690fffe0, L_0x555569100670, C4<0>, C4<0>;
L_0x5555691000c0 .functor AND 1, L_0x555569100410, L_0x555569100540, C4<1>, C4<1>;
L_0x555569100180 .functor XOR 1, L_0x555569100410, L_0x555569100540, C4<0>, C4<0>;
L_0x5555691001f0 .functor AND 1, L_0x555569100670, L_0x555569100180, C4<1>, C4<1>;
L_0x555569100300 .functor OR 1, L_0x5555691000c0, L_0x5555691001f0, C4<0>, C4<0>;
v0x555568f09820_0 .net "A", 0 0, L_0x555569100410;  1 drivers
v0x555568f073a0_0 .net "B", 0 0, L_0x555569100540;  1 drivers
v0x555568f07460_0 .net "Cin", 0 0, L_0x555569100670;  1 drivers
v0x555568efbb70_0 .net "Cout", 0 0, L_0x555569100300;  1 drivers
v0x555568efbc30_0 .net "Sum", 0 0, L_0x555569100050;  1 drivers
v0x555568ef9d10_0 .net *"_ivl_0", 0 0, L_0x5555690fffe0;  1 drivers
v0x555568ef9dd0_0 .net *"_ivl_4", 0 0, L_0x5555691000c0;  1 drivers
v0x555568f01930_0 .net *"_ivl_6", 0 0, L_0x555569100180;  1 drivers
v0x555568f01190_0 .net *"_ivl_8", 0 0, L_0x5555691001f0;  1 drivers
S_0x555568f1fc30 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f500f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569100710 .functor XOR 1, L_0x555569100be0, L_0x555569100d10, C4<0>, C4<0>;
L_0x555569100780 .functor XOR 1, L_0x555569100710, L_0x555569100e40, C4<0>, C4<0>;
L_0x555569100840 .functor AND 1, L_0x555569100be0, L_0x555569100d10, C4<1>, C4<1>;
L_0x555569100950 .functor XOR 1, L_0x555569100be0, L_0x555569100d10, C4<0>, C4<0>;
L_0x5555691009c0 .functor AND 1, L_0x555569100e40, L_0x555569100950, C4<1>, C4<1>;
L_0x555569100ad0 .functor OR 1, L_0x555569100840, L_0x5555691009c0, C4<0>, C4<0>;
v0x555568ef9760_0 .net "A", 0 0, L_0x555569100be0;  1 drivers
v0x555568efef20_0 .net "B", 0 0, L_0x555569100d10;  1 drivers
v0x555568efefe0_0 .net "Cin", 0 0, L_0x555569100e40;  1 drivers
v0x555568efe730_0 .net "Cout", 0 0, L_0x555569100ad0;  1 drivers
v0x555568efe7f0_0 .net "Sum", 0 0, L_0x555569100780;  1 drivers
v0x555568efc360_0 .net *"_ivl_0", 0 0, L_0x555569100710;  1 drivers
v0x555568efc420_0 .net *"_ivl_4", 0 0, L_0x555569100840;  1 drivers
v0x555568ef0530_0 .net *"_ivl_6", 0 0, L_0x555569100950;  1 drivers
v0x555568eee6d0_0 .net *"_ivl_8", 0 0, L_0x5555691009c0;  1 drivers
S_0x555568f227f0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f500f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569101070 .functor XOR 1, L_0x555569101580, L_0x555569101740, C4<0>, C4<0>;
L_0x5555691010e0 .functor XOR 1, L_0x555569101070, L_0x555569101900, C4<0>, C4<0>;
L_0x5555691011a0 .functor AND 1, L_0x555569101580, L_0x555569101740, C4<1>, C4<1>;
L_0x5555691012b0 .functor XOR 1, L_0x555569101580, L_0x555569101740, C4<0>, C4<0>;
L_0x555569101320 .functor AND 1, L_0x555569101900, L_0x5555691012b0, C4<1>, C4<1>;
L_0x555569101430 .functor OR 1, L_0x5555691011a0, L_0x555569101320, C4<0>, C4<0>;
v0x555568ef63a0_0 .net "A", 0 0, L_0x555569101580;  1 drivers
v0x555568ef5b50_0 .net "B", 0 0, L_0x555569101740;  1 drivers
v0x555568ef5bf0_0 .net "Cin", 0 0, L_0x555569101900;  1 drivers
v0x555568eee070_0 .net "Cout", 0 0, L_0x555569101430;  alias, 1 drivers
v0x555568eee130_0 .net "Sum", 0 0, L_0x5555691010e0;  1 drivers
v0x555568ef38e0_0 .net *"_ivl_0", 0 0, L_0x555569101070;  1 drivers
v0x555568ef39a0_0 .net *"_ivl_4", 0 0, L_0x5555691011a0;  1 drivers
v0x555568ef30f0_0 .net *"_ivl_6", 0 0, L_0x5555691012b0;  1 drivers
v0x555568ef0d20_0 .net *"_ivl_8", 0 0, L_0x555569101320;  1 drivers
S_0x555568f25200 .scope module, "sltu_fa" "FA_32bit" 22 47, 23 47 0, S_0x555568c6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568a65860_0 .net "A", 31 0, v0x555568bda590_0;  alias, 1 drivers
v0x555568a65360_0 .net "B", 31 0, L_0x555569115bf0;  1 drivers
L_0x7f38a6a73410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555568a65100_0 .net "Cin", 0 0, L_0x7f38a6a73410;  1 drivers
v0x555568a21320_0 .net "Cout", 0 0, L_0x555569114e10;  alias, 1 drivers
v0x555568a64f30_0 .net "Sum", 31 0, L_0x5555691155c0;  1 drivers
v0x555568a5a220_0 .net "carry", 6 0, L_0x555569112fa0;  1 drivers
L_0x555569104e90 .part v0x555568bda590_0, 0, 4;
L_0x555569104f30 .part L_0x555569115bf0, 0, 4;
L_0x5555691072d0 .part v0x555568bda590_0, 4, 4;
L_0x555569107370 .part L_0x555569115bf0, 4, 4;
L_0x555569107410 .part L_0x555569112fa0, 0, 1;
L_0x555569109840 .part v0x555568bda590_0, 8, 4;
L_0x555569109920 .part L_0x555569115bf0, 8, 4;
L_0x5555691099c0 .part L_0x555569112fa0, 1, 1;
L_0x55556910be00 .part v0x555568bda590_0, 12, 4;
L_0x55556910bea0 .part L_0x555569115bf0, 12, 4;
L_0x55556910bfd0 .part L_0x555569112fa0, 2, 1;
L_0x55556910e370 .part v0x555568bda590_0, 16, 4;
L_0x55556910e480 .part L_0x555569115bf0, 16, 4;
L_0x55556910e520 .part L_0x555569112fa0, 3, 1;
L_0x555569110950 .part v0x555568bda590_0, 20, 4;
L_0x5555691109f0 .part L_0x555569115bf0, 20, 4;
L_0x555569110b20 .part L_0x555569112fa0, 4, 1;
L_0x555569112f00 .part v0x555568bda590_0, 24, 4;
L_0x555569113040 .part L_0x555569115bf0, 24, 4;
L_0x5555691130e0 .part L_0x555569112fa0, 5, 1;
LS_0x555569112fa0_0_0 .concat8 [ 1 1 1 1], L_0x555569104710, L_0x555569106bb0, L_0x555569109120, L_0x55556910b6e0;
LS_0x555569112fa0_0_4 .concat8 [ 1 1 1 0], L_0x55556910dbf0, L_0x555569110230, L_0x5555691127e0;
L_0x555569112fa0 .concat8 [ 4 3 0 0], LS_0x555569112fa0_0_0, LS_0x555569112fa0_0_4;
L_0x555569115520 .part v0x555568bda590_0, 28, 4;
L_0x555569113180 .part L_0x555569115bf0, 28, 4;
L_0x555569115790 .part L_0x555569112fa0, 6, 1;
LS_0x5555691155c0_0_0 .concat8 [ 4 4 4 4], L_0x555569104df0, L_0x555569107230, L_0x5555691097a0, L_0x55556910bd60;
LS_0x5555691155c0_0_4 .concat8 [ 4 4 4 4], L_0x55556910e2d0, L_0x5555691108b0, L_0x555569112e60, L_0x555569115480;
L_0x5555691155c0 .concat8 [ 16 16 0 0], LS_0x5555691155c0_0_0, LS_0x5555691155c0_0_4;
S_0x555568f2b270 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568f25200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ebac80_0 .net "A", 3 0, L_0x555569104e90;  1 drivers
v0x555568eba490_0 .net "B", 3 0, L_0x555569104f30;  1 drivers
v0x555568eb80c0_0 .net "Cin", 0 0, L_0x7f38a6a73410;  alias, 1 drivers
v0x555568e143e0_0 .net "Cout", 0 0, L_0x555569104710;  1 drivers
v0x555568e144b0_0 .net "Sum", 3 0, L_0x555569104df0;  1 drivers
v0x555568e58790_0 .net "carry", 2 0, L_0x555569104210;  1 drivers
L_0x555569102fe0 .part L_0x555569104e90, 0, 1;
L_0x555569103110 .part L_0x555569104f30, 0, 1;
L_0x555569103670 .part L_0x555569104e90, 1, 1;
L_0x5555691037a0 .part L_0x555569104f30, 1, 1;
L_0x5555691038d0 .part L_0x555569104210, 0, 1;
L_0x555569103e80 .part L_0x555569104e90, 2, 1;
L_0x555569103ff0 .part L_0x555569104f30, 2, 1;
L_0x555569104120 .part L_0x555569104210, 1, 1;
L_0x555569104210 .concat8 [ 1 1 1 0], L_0x555569102ed0, L_0x555569103560, L_0x555569103d30;
L_0x555569104870 .part L_0x555569104e90, 3, 1;
L_0x555569104a90 .part L_0x555569104f30, 3, 1;
L_0x555569104c50 .part L_0x555569104210, 2, 1;
L_0x555569104df0 .concat8 [ 1 1 1 1], L_0x555569102c20, L_0x5555691032b0, L_0x5555691039e0, L_0x5555691043c0;
S_0x555568f2de30 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f2b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569102bb0 .functor XOR 1, L_0x555569102fe0, L_0x555569103110, C4<0>, C4<0>;
L_0x555569102c20 .functor XOR 1, L_0x555569102bb0, L_0x7f38a6a73410, C4<0>, C4<0>;
L_0x555569102ce0 .functor AND 1, L_0x555569102fe0, L_0x555569103110, C4<1>, C4<1>;
L_0x555569102df0 .functor XOR 1, L_0x555569102fe0, L_0x555569103110, C4<0>, C4<0>;
L_0x555569102e60 .functor AND 1, L_0x7f38a6a73410, L_0x555569102df0, C4<1>, C4<1>;
L_0x555569102ed0 .functor OR 1, L_0x555569102ce0, L_0x555569102e60, C4<0>, C4<0>;
v0x555568edcd10_0 .net "A", 0 0, L_0x555569102fe0;  1 drivers
v0x555568edc470_0 .net "B", 0 0, L_0x555569103110;  1 drivers
v0x555568edc510_0 .net "Cin", 0 0, L_0x7f38a6a73410;  alias, 1 drivers
v0x555568eda0a0_0 .net "Cout", 0 0, L_0x555569102ed0;  1 drivers
v0x555568eda160_0 .net "Sum", 0 0, L_0x555569102c20;  1 drivers
v0x555568ece270_0 .net *"_ivl_0", 0 0, L_0x555569102bb0;  1 drivers
v0x555568ecc410_0 .net *"_ivl_4", 0 0, L_0x555569102ce0;  1 drivers
v0x555568ed4030_0 .net *"_ivl_6", 0 0, L_0x555569102df0;  1 drivers
v0x555568ed3890_0 .net *"_ivl_8", 0 0, L_0x555569102e60;  1 drivers
S_0x555568f30840 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f2b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569103240 .functor XOR 1, L_0x555569103670, L_0x5555691037a0, C4<0>, C4<0>;
L_0x5555691032b0 .functor XOR 1, L_0x555569103240, L_0x5555691038d0, C4<0>, C4<0>;
L_0x555569103320 .functor AND 1, L_0x555569103670, L_0x5555691037a0, C4<1>, C4<1>;
L_0x5555691033e0 .functor XOR 1, L_0x555569103670, L_0x5555691037a0, C4<0>, C4<0>;
L_0x555569103450 .functor AND 1, L_0x5555691038d0, L_0x5555691033e0, C4<1>, C4<1>;
L_0x555569103560 .functor OR 1, L_0x555569103320, L_0x555569103450, C4<0>, C4<0>;
v0x555568ecbe60_0 .net "A", 0 0, L_0x555569103670;  1 drivers
v0x555568ed1620_0 .net "B", 0 0, L_0x5555691037a0;  1 drivers
v0x555568ed16e0_0 .net "Cin", 0 0, L_0x5555691038d0;  1 drivers
v0x555568ed0e30_0 .net "Cout", 0 0, L_0x555569103560;  1 drivers
v0x555568ed0ef0_0 .net "Sum", 0 0, L_0x5555691032b0;  1 drivers
v0x555568ecea60_0 .net *"_ivl_0", 0 0, L_0x555569103240;  1 drivers
v0x555568eceb20_0 .net *"_ivl_4", 0 0, L_0x555569103320;  1 drivers
v0x555568ec2c30_0 .net *"_ivl_6", 0 0, L_0x5555691033e0;  1 drivers
v0x555568ec0dd0_0 .net *"_ivl_8", 0 0, L_0x555569103450;  1 drivers
S_0x555568f17490 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f2b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569103970 .functor XOR 1, L_0x555569103e80, L_0x555569103ff0, C4<0>, C4<0>;
L_0x5555691039e0 .functor XOR 1, L_0x555569103970, L_0x555569104120, C4<0>, C4<0>;
L_0x555569103aa0 .functor AND 1, L_0x555569103e80, L_0x555569103ff0, C4<1>, C4<1>;
L_0x555569103bb0 .functor XOR 1, L_0x555569103e80, L_0x555569103ff0, C4<0>, C4<0>;
L_0x555569103c20 .functor AND 1, L_0x555569104120, L_0x555569103bb0, C4<1>, C4<1>;
L_0x555569103d30 .functor OR 1, L_0x555569103aa0, L_0x555569103c20, C4<0>, C4<0>;
v0x555568ec8aa0_0 .net "A", 0 0, L_0x555569103e80;  1 drivers
v0x555568ec8250_0 .net "B", 0 0, L_0x555569103ff0;  1 drivers
v0x555568ec8310_0 .net "Cin", 0 0, L_0x555569104120;  1 drivers
v0x555568ec0770_0 .net "Cout", 0 0, L_0x555569103d30;  1 drivers
v0x555568ec0830_0 .net "Sum", 0 0, L_0x5555691039e0;  1 drivers
v0x555568ec5fe0_0 .net *"_ivl_0", 0 0, L_0x555569103970;  1 drivers
v0x555568ec60a0_0 .net *"_ivl_4", 0 0, L_0x555569103aa0;  1 drivers
v0x555568ec57f0_0 .net *"_ivl_6", 0 0, L_0x555569103bb0;  1 drivers
v0x555568ec3420_0 .net *"_ivl_8", 0 0, L_0x555569103c20;  1 drivers
S_0x555568efc5c0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f2b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569104350 .functor XOR 1, L_0x555569104870, L_0x555569104a90, C4<0>, C4<0>;
L_0x5555691043c0 .functor XOR 1, L_0x555569104350, L_0x555569104c50, C4<0>, C4<0>;
L_0x555569104480 .functor AND 1, L_0x555569104870, L_0x555569104a90, C4<1>, C4<1>;
L_0x555569104590 .functor XOR 1, L_0x555569104870, L_0x555569104a90, C4<0>, C4<0>;
L_0x555569104600 .functor AND 1, L_0x555569104c50, L_0x555569104590, C4<1>, C4<1>;
L_0x555569104710 .functor OR 1, L_0x555569104480, L_0x555569104600, C4<0>, C4<0>;
v0x555568eb7980_0 .net "A", 0 0, L_0x555569104870;  1 drivers
v0x555568eb5ac0_0 .net "B", 0 0, L_0x555569104a90;  1 drivers
v0x555568eb5b60_0 .net "Cin", 0 0, L_0x555569104c50;  1 drivers
v0x555568ebd690_0 .net "Cout", 0 0, L_0x555569104710;  alias, 1 drivers
v0x555568ebd750_0 .net "Sum", 0 0, L_0x5555691043c0;  1 drivers
v0x555568ebd290_0 .net *"_ivl_0", 0 0, L_0x555569104350;  1 drivers
v0x555568ebd350_0 .net *"_ivl_4", 0 0, L_0x555569104480;  1 drivers
v0x555568ebcef0_0 .net *"_ivl_6", 0 0, L_0x555569104590;  1 drivers
v0x555568eb54b0_0 .net *"_ivl_8", 0 0, L_0x555569104600;  1 drivers
S_0x555568eff180 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568f25200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e14810_0 .net "A", 3 0, L_0x5555691072d0;  1 drivers
v0x555568e145b0_0 .net "B", 3 0, L_0x555569107370;  1 drivers
v0x555568e51d40_0 .net "Cin", 0 0, L_0x555569107410;  1 drivers
v0x555568e4ffd0_0 .net "Cout", 0 0, L_0x555569106bb0;  1 drivers
v0x555568e500a0_0 .net "Sum", 3 0, L_0x555569107230;  1 drivers
v0x555568e57b00_0 .net "carry", 2 0, L_0x5555691066b0;  1 drivers
L_0x555569105440 .part L_0x5555691072d0, 0, 1;
L_0x555569105570 .part L_0x555569107370, 0, 1;
L_0x555569105b10 .part L_0x5555691072d0, 1, 1;
L_0x555569105c40 .part L_0x555569107370, 1, 1;
L_0x555569105d70 .part L_0x5555691066b0, 0, 1;
L_0x555569106320 .part L_0x5555691072d0, 2, 1;
L_0x555569106490 .part L_0x555569107370, 2, 1;
L_0x5555691065c0 .part L_0x5555691066b0, 1, 1;
L_0x5555691066b0 .concat8 [ 1 1 1 0], L_0x5555691052f0, L_0x5555691059c0, L_0x5555691061d0;
L_0x555569106d10 .part L_0x5555691072d0, 3, 1;
L_0x555569106ed0 .part L_0x555569107370, 3, 1;
L_0x555569107090 .part L_0x5555691066b0, 2, 1;
L_0x555569107230 .concat8 [ 1 1 1 1], L_0x555569105040, L_0x555569105710, L_0x555569105e80, L_0x555569106860;
S_0x555568f01b90 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568eff180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569104fd0 .functor XOR 1, L_0x555569105440, L_0x555569105570, C4<0>, C4<0>;
L_0x555569105040 .functor XOR 1, L_0x555569104fd0, L_0x555569107410, C4<0>, C4<0>;
L_0x5555691050b0 .functor AND 1, L_0x555569105440, L_0x555569105570, C4<1>, C4<1>;
L_0x5555691051c0 .functor XOR 1, L_0x555569105440, L_0x555569105570, C4<0>, C4<0>;
L_0x555569105230 .functor AND 1, L_0x555569107410, L_0x5555691051c0, C4<1>, C4<1>;
L_0x5555691052f0 .functor OR 1, L_0x5555691050b0, L_0x555569105230, C4<0>, C4<0>;
v0x555568e58410_0 .net "A", 0 0, L_0x555569105440;  1 drivers
v0x555568e4dc50_0 .net "B", 0 0, L_0x555569105570;  1 drivers
v0x555568e4dd10_0 .net "Cin", 0 0, L_0x555569107410;  alias, 1 drivers
v0x555568e4d750_0 .net "Cout", 0 0, L_0x5555691052f0;  1 drivers
v0x555568e4d810_0 .net "Sum", 0 0, L_0x555569105040;  1 drivers
v0x555568e4d4f0_0 .net *"_ivl_0", 0 0, L_0x555569104fd0;  1 drivers
v0x555568e4d5b0_0 .net *"_ivl_4", 0 0, L_0x5555691050b0;  1 drivers
v0x555568e09710_0 .net *"_ivl_6", 0 0, L_0x5555691051c0;  1 drivers
v0x555568e4d320_0 .net *"_ivl_8", 0 0, L_0x555569105230;  1 drivers
S_0x555568f07600 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568eff180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691056a0 .functor XOR 1, L_0x555569105b10, L_0x555569105c40, C4<0>, C4<0>;
L_0x555569105710 .functor XOR 1, L_0x5555691056a0, L_0x555569105d70, C4<0>, C4<0>;
L_0x555569105780 .functor AND 1, L_0x555569105b10, L_0x555569105c40, C4<1>, C4<1>;
L_0x555569105840 .functor XOR 1, L_0x555569105b10, L_0x555569105c40, C4<0>, C4<0>;
L_0x5555691058b0 .functor AND 1, L_0x555569105d70, L_0x555569105840, C4<1>, C4<1>;
L_0x5555691059c0 .functor OR 1, L_0x555569105780, L_0x5555691058b0, C4<0>, C4<0>;
v0x555568e426c0_0 .net "A", 0 0, L_0x555569105b10;  1 drivers
v0x555568e42110_0 .net "B", 0 0, L_0x555569105c40;  1 drivers
v0x555568e421b0_0 .net "Cin", 0 0, L_0x555569105d70;  1 drivers
v0x555568e41eb0_0 .net "Cout", 0 0, L_0x5555691059c0;  1 drivers
v0x555568e41f70_0 .net "Sum", 0 0, L_0x555569105710;  1 drivers
v0x555568e41ce0_0 .net *"_ivl_0", 0 0, L_0x5555691056a0;  1 drivers
v0x555568e41da0_0 .net *"_ivl_4", 0 0, L_0x555569105780;  1 drivers
v0x555568e36fd0_0 .net *"_ivl_6", 0 0, L_0x555569105840;  1 drivers
v0x555568e36ad0_0 .net *"_ivl_8", 0 0, L_0x5555691058b0;  1 drivers
S_0x555568f0a1c0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568eff180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569105e10 .functor XOR 1, L_0x555569106320, L_0x555569106490, C4<0>, C4<0>;
L_0x555569105e80 .functor XOR 1, L_0x555569105e10, L_0x5555691065c0, C4<0>, C4<0>;
L_0x555569105f40 .functor AND 1, L_0x555569106320, L_0x555569106490, C4<1>, C4<1>;
L_0x555569106050 .functor XOR 1, L_0x555569106320, L_0x555569106490, C4<0>, C4<0>;
L_0x5555691060c0 .functor AND 1, L_0x5555691065c0, L_0x555569106050, C4<1>, C4<1>;
L_0x5555691061d0 .functor OR 1, L_0x555569105f40, L_0x5555691060c0, C4<0>, C4<0>;
v0x555568e36920_0 .net "A", 0 0, L_0x555569106320;  1 drivers
v0x555568e366a0_0 .net "B", 0 0, L_0x555569106490;  1 drivers
v0x555568e36740_0 .net "Cin", 0 0, L_0x5555691065c0;  1 drivers
v0x555568e2b990_0 .net "Cout", 0 0, L_0x5555691061d0;  1 drivers
v0x555568e2ba50_0 .net "Sum", 0 0, L_0x555569105e80;  1 drivers
v0x555568e2b490_0 .net *"_ivl_0", 0 0, L_0x555569105e10;  1 drivers
v0x555568e2b550_0 .net *"_ivl_4", 0 0, L_0x555569105f40;  1 drivers
v0x555568e2b230_0 .net *"_ivl_6", 0 0, L_0x555569106050;  1 drivers
v0x555568e09250_0 .net *"_ivl_8", 0 0, L_0x5555691060c0;  1 drivers
S_0x555568f0cbd0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568eff180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691067f0 .functor XOR 1, L_0x555569106d10, L_0x555569106ed0, C4<0>, C4<0>;
L_0x555569106860 .functor XOR 1, L_0x5555691067f0, L_0x555569107090, C4<0>, C4<0>;
L_0x555569106920 .functor AND 1, L_0x555569106d10, L_0x555569106ed0, C4<1>, C4<1>;
L_0x555569106a30 .functor XOR 1, L_0x555569106d10, L_0x555569106ed0, C4<0>, C4<0>;
L_0x555569106aa0 .functor AND 1, L_0x555569107090, L_0x555569106a30, C4<1>, C4<1>;
L_0x555569106bb0 .functor OR 1, L_0x555569106920, L_0x555569106aa0, C4<0>, C4<0>;
v0x555568e2b110_0 .net "A", 0 0, L_0x555569106d10;  1 drivers
v0x555568e20350_0 .net "B", 0 0, L_0x555569106ed0;  1 drivers
v0x555568e20410_0 .net "Cin", 0 0, L_0x555569107090;  1 drivers
v0x555568e1fe50_0 .net "Cout", 0 0, L_0x555569106bb0;  alias, 1 drivers
v0x555568e1ff10_0 .net "Sum", 0 0, L_0x555569106860;  1 drivers
v0x555568e1fbf0_0 .net *"_ivl_0", 0 0, L_0x5555691067f0;  1 drivers
v0x555568e1fcb0_0 .net *"_ivl_4", 0 0, L_0x555569106920;  1 drivers
v0x555568e1fa20_0 .net *"_ivl_6", 0 0, L_0x555569106a30;  1 drivers
v0x555568e14d10_0 .net *"_ivl_8", 0 0, L_0x555569106aa0;  1 drivers
S_0x555568f148d0 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568f25200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e2dbc0_0 .net "A", 3 0, L_0x555569109840;  1 drivers
v0x555568e33430_0 .net "B", 3 0, L_0x555569109920;  1 drivers
v0x555568e32c40_0 .net "Cin", 0 0, L_0x5555691099c0;  1 drivers
v0x555568e30870_0 .net "Cout", 0 0, L_0x555569109120;  1 drivers
v0x555568e30940_0 .net "Sum", 3 0, L_0x5555691097a0;  1 drivers
v0x555568e24a40_0 .net "carry", 2 0, L_0x555569108c20;  1 drivers
L_0x5555691079b0 .part L_0x555569109840, 0, 1;
L_0x555569107ae0 .part L_0x555569109920, 0, 1;
L_0x555569108080 .part L_0x555569109840, 1, 1;
L_0x5555691081b0 .part L_0x555569109920, 1, 1;
L_0x5555691082e0 .part L_0x555569108c20, 0, 1;
L_0x555569108890 .part L_0x555569109840, 2, 1;
L_0x555569108a00 .part L_0x555569109920, 2, 1;
L_0x555569108b30 .part L_0x555569108c20, 1, 1;
L_0x555569108c20 .concat8 [ 1 1 1 0], L_0x555569107860, L_0x555569107f30, L_0x555569108740;
L_0x555569109280 .part L_0x555569109840, 3, 1;
L_0x555569109440 .part L_0x555569109920, 3, 1;
L_0x555569109600 .part L_0x555569108c20, 2, 1;
L_0x5555691097a0 .concat8 [ 1 1 1 1], L_0x5555691075b0, L_0x555569107c80, L_0x5555691083f0, L_0x555569108dd0;
S_0x555568ef6550 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f148d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569107540 .functor XOR 1, L_0x5555691079b0, L_0x555569107ae0, C4<0>, C4<0>;
L_0x5555691075b0 .functor XOR 1, L_0x555569107540, L_0x5555691099c0, C4<0>, C4<0>;
L_0x555569107620 .functor AND 1, L_0x5555691079b0, L_0x555569107ae0, C4<1>, C4<1>;
L_0x555569107730 .functor XOR 1, L_0x5555691079b0, L_0x555569107ae0, C4<0>, C4<0>;
L_0x5555691077a0 .functor AND 1, L_0x5555691099c0, L_0x555569107730, C4<1>, C4<1>;
L_0x555569107860 .functor OR 1, L_0x555569107620, L_0x5555691077a0, C4<0>, C4<0>;
v0x555568e4fa70_0 .net "A", 0 0, L_0x5555691079b0;  1 drivers
v0x555568e550f0_0 .net "B", 0 0, L_0x555569107ae0;  1 drivers
v0x555568e55190_0 .net "Cin", 0 0, L_0x5555691099c0;  alias, 1 drivers
v0x555568e54900_0 .net "Cout", 0 0, L_0x555569107860;  1 drivers
v0x555568e549c0_0 .net "Sum", 0 0, L_0x5555691075b0;  1 drivers
v0x555568e52530_0 .net *"_ivl_0", 0 0, L_0x555569107540;  1 drivers
v0x555568e525f0_0 .net *"_ivl_4", 0 0, L_0x555569107620;  1 drivers
v0x555568e46d00_0 .net *"_ivl_6", 0 0, L_0x555569107730;  1 drivers
v0x555568e44ea0_0 .net *"_ivl_8", 0 0, L_0x5555691077a0;  1 drivers
S_0x555568edcec0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f148d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569107c10 .functor XOR 1, L_0x555569108080, L_0x5555691081b0, C4<0>, C4<0>;
L_0x555569107c80 .functor XOR 1, L_0x555569107c10, L_0x5555691082e0, C4<0>, C4<0>;
L_0x555569107cf0 .functor AND 1, L_0x555569108080, L_0x5555691081b0, C4<1>, C4<1>;
L_0x555569107db0 .functor XOR 1, L_0x555569108080, L_0x5555691081b0, C4<0>, C4<0>;
L_0x555569107e20 .functor AND 1, L_0x5555691082e0, L_0x555569107db0, C4<1>, C4<1>;
L_0x555569107f30 .functor OR 1, L_0x555569107cf0, L_0x555569107e20, C4<0>, C4<0>;
v0x555568e4cb70_0 .net "A", 0 0, L_0x555569108080;  1 drivers
v0x555568e4c320_0 .net "B", 0 0, L_0x5555691081b0;  1 drivers
v0x555568e4c3e0_0 .net "Cin", 0 0, L_0x5555691082e0;  1 drivers
v0x555568e44840_0 .net "Cout", 0 0, L_0x555569107f30;  1 drivers
v0x555568e44900_0 .net "Sum", 0 0, L_0x555569107c80;  1 drivers
v0x555568e4a0b0_0 .net *"_ivl_0", 0 0, L_0x555569107c10;  1 drivers
v0x555568e4a170_0 .net *"_ivl_4", 0 0, L_0x555569107cf0;  1 drivers
v0x555568e498c0_0 .net *"_ivl_6", 0 0, L_0x555569107db0;  1 drivers
v0x555568e474f0_0 .net *"_ivl_8", 0 0, L_0x555569107e20;  1 drivers
S_0x555568edf8d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f148d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569108380 .functor XOR 1, L_0x555569108890, L_0x555569108a00, C4<0>, C4<0>;
L_0x5555691083f0 .functor XOR 1, L_0x555569108380, L_0x555569108b30, C4<0>, C4<0>;
L_0x5555691084b0 .functor AND 1, L_0x555569108890, L_0x555569108a00, C4<1>, C4<1>;
L_0x5555691085c0 .functor XOR 1, L_0x555569108890, L_0x555569108a00, C4<0>, C4<0>;
L_0x555569108630 .functor AND 1, L_0x555569108b30, L_0x5555691085c0, C4<1>, C4<1>;
L_0x555569108740 .functor OR 1, L_0x5555691084b0, L_0x555569108630, C4<0>, C4<0>;
v0x555568e3b770_0 .net "A", 0 0, L_0x555569108890;  1 drivers
v0x555568e39860_0 .net "B", 0 0, L_0x555569108a00;  1 drivers
v0x555568e39920_0 .net "Cin", 0 0, L_0x555569108b30;  1 drivers
v0x555568e41480_0 .net "Cout", 0 0, L_0x555569108740;  1 drivers
v0x555568e41540_0 .net "Sum", 0 0, L_0x5555691083f0;  1 drivers
v0x555568e40ce0_0 .net *"_ivl_0", 0 0, L_0x555569108380;  1 drivers
v0x555568e40da0_0 .net *"_ivl_4", 0 0, L_0x5555691084b0;  1 drivers
v0x555568e39200_0 .net *"_ivl_6", 0 0, L_0x5555691085c0;  1 drivers
v0x555568e3ea70_0 .net *"_ivl_8", 0 0, L_0x555569108630;  1 drivers
S_0x555568ee5940 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f148d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569108d60 .functor XOR 1, L_0x555569109280, L_0x555569109440, C4<0>, C4<0>;
L_0x555569108dd0 .functor XOR 1, L_0x555569108d60, L_0x555569109600, C4<0>, C4<0>;
L_0x555569108e90 .functor AND 1, L_0x555569109280, L_0x555569109440, C4<1>, C4<1>;
L_0x555569108fa0 .functor XOR 1, L_0x555569109280, L_0x555569109440, C4<0>, C4<0>;
L_0x555569109010 .functor AND 1, L_0x555569109600, L_0x555569108fa0, C4<1>, C4<1>;
L_0x555569109120 .functor OR 1, L_0x555569108e90, L_0x555569109010, C4<0>, C4<0>;
v0x555568e3e330_0 .net "A", 0 0, L_0x555569109280;  1 drivers
v0x555568e3beb0_0 .net "B", 0 0, L_0x555569109440;  1 drivers
v0x555568e3bf50_0 .net "Cin", 0 0, L_0x555569109600;  1 drivers
v0x555568e30080_0 .net "Cout", 0 0, L_0x555569109120;  alias, 1 drivers
v0x555568e30140_0 .net "Sum", 0 0, L_0x555569108dd0;  1 drivers
v0x555568e2e220_0 .net *"_ivl_0", 0 0, L_0x555569108d60;  1 drivers
v0x555568e2e2e0_0 .net *"_ivl_4", 0 0, L_0x555569108e90;  1 drivers
v0x555568e35e40_0 .net *"_ivl_6", 0 0, L_0x555569108fa0;  1 drivers
v0x555568e356a0_0 .net *"_ivl_8", 0 0, L_0x555569109010;  1 drivers
S_0x555568ee8500 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568f25200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e08820_0 .net "A", 3 0, L_0x55556910be00;  1 drivers
v0x555568e08420_0 .net "B", 3 0, L_0x55556910bea0;  1 drivers
v0x555568e08080_0 .net "Cin", 0 0, L_0x55556910bfd0;  1 drivers
v0x555568e005a0_0 .net "Cout", 0 0, L_0x55556910b6e0;  1 drivers
v0x555568e00670_0 .net "Sum", 3 0, L_0x55556910bd60;  1 drivers
v0x555568e05e10_0 .net "carry", 2 0, L_0x55556910b1e0;  1 drivers
L_0x555569109f70 .part L_0x55556910be00, 0, 1;
L_0x55556910a0a0 .part L_0x55556910bea0, 0, 1;
L_0x55556910a640 .part L_0x55556910be00, 1, 1;
L_0x55556910a770 .part L_0x55556910bea0, 1, 1;
L_0x55556910a8a0 .part L_0x55556910b1e0, 0, 1;
L_0x55556910ae50 .part L_0x55556910be00, 2, 1;
L_0x55556910afc0 .part L_0x55556910bea0, 2, 1;
L_0x55556910b0f0 .part L_0x55556910b1e0, 1, 1;
L_0x55556910b1e0 .concat8 [ 1 1 1 0], L_0x555569109e60, L_0x55556910a4f0, L_0x55556910ad00;
L_0x55556910b840 .part L_0x55556910be00, 3, 1;
L_0x55556910ba00 .part L_0x55556910bea0, 3, 1;
L_0x55556910bbc0 .part L_0x55556910b1e0, 2, 1;
L_0x55556910bd60 .concat8 [ 1 1 1 1], L_0x555569109bb0, L_0x55556910a240, L_0x55556910a9b0, L_0x55556910b390;
S_0x555568eeaf10 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568ee8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569109b40 .functor XOR 1, L_0x555569109f70, L_0x55556910a0a0, C4<0>, C4<0>;
L_0x555569109bb0 .functor XOR 1, L_0x555569109b40, L_0x55556910bfd0, C4<0>, C4<0>;
L_0x555569109c20 .functor AND 1, L_0x555569109f70, L_0x55556910a0a0, C4<1>, C4<1>;
L_0x555569109d30 .functor XOR 1, L_0x555569109f70, L_0x55556910a0a0, C4<0>, C4<0>;
L_0x555569109da0 .functor AND 1, L_0x55556910bfd0, L_0x555569109d30, C4<1>, C4<1>;
L_0x555569109e60 .functor OR 1, L_0x555569109c20, L_0x555569109da0, C4<0>, C4<0>;
v0x555568e2a8b0_0 .net "A", 0 0, L_0x555569109f70;  1 drivers
v0x555568e2a060_0 .net "B", 0 0, L_0x55556910a0a0;  1 drivers
v0x555568e2a100_0 .net "Cin", 0 0, L_0x55556910bfd0;  alias, 1 drivers
v0x555568e22580_0 .net "Cout", 0 0, L_0x555569109e60;  1 drivers
v0x555568e22640_0 .net "Sum", 0 0, L_0x555569109bb0;  1 drivers
v0x555568e27df0_0 .net *"_ivl_0", 0 0, L_0x555569109b40;  1 drivers
v0x555568e27eb0_0 .net *"_ivl_4", 0 0, L_0x555569109c20;  1 drivers
v0x555568e27600_0 .net *"_ivl_6", 0 0, L_0x555569109d30;  1 drivers
v0x555568e25230_0 .net *"_ivl_8", 0 0, L_0x555569109da0;  1 drivers
S_0x555568ef0f80 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568ee8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910a1d0 .functor XOR 1, L_0x55556910a640, L_0x55556910a770, C4<0>, C4<0>;
L_0x55556910a240 .functor XOR 1, L_0x55556910a1d0, L_0x55556910a8a0, C4<0>, C4<0>;
L_0x55556910a2b0 .functor AND 1, L_0x55556910a640, L_0x55556910a770, C4<1>, C4<1>;
L_0x55556910a370 .functor XOR 1, L_0x55556910a640, L_0x55556910a770, C4<0>, C4<0>;
L_0x55556910a3e0 .functor AND 1, L_0x55556910a8a0, L_0x55556910a370, C4<1>, C4<1>;
L_0x55556910a4f0 .functor OR 1, L_0x55556910a2b0, L_0x55556910a3e0, C4<0>, C4<0>;
v0x555568e194b0_0 .net "A", 0 0, L_0x55556910a640;  1 drivers
v0x555568e175a0_0 .net "B", 0 0, L_0x55556910a770;  1 drivers
v0x555568e17660_0 .net "Cin", 0 0, L_0x55556910a8a0;  1 drivers
v0x555568e1f1c0_0 .net "Cout", 0 0, L_0x55556910a4f0;  1 drivers
v0x555568e1f280_0 .net "Sum", 0 0, L_0x55556910a240;  1 drivers
v0x555568e1ea20_0 .net *"_ivl_0", 0 0, L_0x55556910a1d0;  1 drivers
v0x555568e1eae0_0 .net *"_ivl_4", 0 0, L_0x55556910a2b0;  1 drivers
v0x555568e16f40_0 .net *"_ivl_6", 0 0, L_0x55556910a370;  1 drivers
v0x555568e1c7b0_0 .net *"_ivl_8", 0 0, L_0x55556910a3e0;  1 drivers
S_0x555568ef3b40 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568ee8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910a940 .functor XOR 1, L_0x55556910ae50, L_0x55556910afc0, C4<0>, C4<0>;
L_0x55556910a9b0 .functor XOR 1, L_0x55556910a940, L_0x55556910b0f0, C4<0>, C4<0>;
L_0x55556910aa70 .functor AND 1, L_0x55556910ae50, L_0x55556910afc0, C4<1>, C4<1>;
L_0x55556910ab80 .functor XOR 1, L_0x55556910ae50, L_0x55556910afc0, C4<0>, C4<0>;
L_0x55556910abf0 .functor AND 1, L_0x55556910b0f0, L_0x55556910ab80, C4<1>, C4<1>;
L_0x55556910ad00 .functor OR 1, L_0x55556910aa70, L_0x55556910abf0, C4<0>, C4<0>;
v0x555568e1c070_0 .net "A", 0 0, L_0x55556910ae50;  1 drivers
v0x555568e19bf0_0 .net "B", 0 0, L_0x55556910afc0;  1 drivers
v0x555568e19cb0_0 .net "Cin", 0 0, L_0x55556910b0f0;  1 drivers
v0x555568e0ddc0_0 .net "Cout", 0 0, L_0x55556910ad00;  1 drivers
v0x555568e0de80_0 .net "Sum", 0 0, L_0x55556910a9b0;  1 drivers
v0x555568e0bf60_0 .net *"_ivl_0", 0 0, L_0x55556910a940;  1 drivers
v0x555568e0c020_0 .net *"_ivl_4", 0 0, L_0x55556910aa70;  1 drivers
v0x555568e13b80_0 .net *"_ivl_6", 0 0, L_0x55556910ab80;  1 drivers
v0x555568e133e0_0 .net *"_ivl_8", 0 0, L_0x55556910abf0;  1 drivers
S_0x555568eda300 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568ee8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910b320 .functor XOR 1, L_0x55556910b840, L_0x55556910ba00, C4<0>, C4<0>;
L_0x55556910b390 .functor XOR 1, L_0x55556910b320, L_0x55556910bbc0, C4<0>, C4<0>;
L_0x55556910b450 .functor AND 1, L_0x55556910b840, L_0x55556910ba00, C4<1>, C4<1>;
L_0x55556910b560 .functor XOR 1, L_0x55556910b840, L_0x55556910ba00, C4<0>, C4<0>;
L_0x55556910b5d0 .functor AND 1, L_0x55556910bbc0, L_0x55556910b560, C4<1>, C4<1>;
L_0x55556910b6e0 .functor OR 1, L_0x55556910b450, L_0x55556910b5d0, C4<0>, C4<0>;
v0x555568e0b9b0_0 .net "A", 0 0, L_0x55556910b840;  1 drivers
v0x555568e11170_0 .net "B", 0 0, L_0x55556910ba00;  1 drivers
v0x555568e11210_0 .net "Cin", 0 0, L_0x55556910bbc0;  1 drivers
v0x555568e10980_0 .net "Cout", 0 0, L_0x55556910b6e0;  alias, 1 drivers
v0x555568e10a40_0 .net "Sum", 0 0, L_0x55556910b390;  1 drivers
v0x555568e0e5b0_0 .net *"_ivl_0", 0 0, L_0x55556910b320;  1 drivers
v0x555568e0e670_0 .net *"_ivl_4", 0 0, L_0x55556910b450;  1 drivers
v0x555568e02a60_0 .net *"_ivl_6", 0 0, L_0x55556910b560;  1 drivers
v0x555568e00c00_0 .net *"_ivl_8", 0 0, L_0x55556910b5d0;  1 drivers
S_0x555568ebd8f0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568f25200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556893f940_0 .net "A", 3 0, L_0x55556910e370;  1 drivers
v0x55556893f6e0_0 .net "B", 3 0, L_0x55556910e480;  1 drivers
v0x5555688fb900_0 .net "Cin", 0 0, L_0x55556910e520;  1 drivers
v0x55556893f510_0 .net "Cout", 0 0, L_0x55556910dbf0;  1 drivers
v0x55556893f5e0_0 .net "Sum", 3 0, L_0x55556910e2d0;  1 drivers
v0x555568934800_0 .net "carry", 2 0, L_0x55556910d6f0;  1 drivers
L_0x55556910c480 .part L_0x55556910e370, 0, 1;
L_0x55556910c5b0 .part L_0x55556910e480, 0, 1;
L_0x55556910cb50 .part L_0x55556910e370, 1, 1;
L_0x55556910cc80 .part L_0x55556910e480, 1, 1;
L_0x55556910cdb0 .part L_0x55556910d6f0, 0, 1;
L_0x55556910d360 .part L_0x55556910e370, 2, 1;
L_0x55556910d4d0 .part L_0x55556910e480, 2, 1;
L_0x55556910d600 .part L_0x55556910d6f0, 1, 1;
L_0x55556910d6f0 .concat8 [ 1 1 1 0], L_0x55556910c330, L_0x55556910ca00, L_0x55556910d210;
L_0x55556910dd50 .part L_0x55556910e370, 3, 1;
L_0x55556910df70 .part L_0x55556910e480, 3, 1;
L_0x55556910e130 .part L_0x55556910d6f0, 2, 1;
L_0x55556910e2d0 .concat8 [ 1 1 1 1], L_0x55556910c170, L_0x55556910c750, L_0x55556910cec0, L_0x55556910d8a0;
S_0x555568ec3680 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568ebd8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910c100 .functor XOR 1, L_0x55556910c480, L_0x55556910c5b0, C4<0>, C4<0>;
L_0x55556910c170 .functor XOR 1, L_0x55556910c100, L_0x55556910e520, C4<0>, C4<0>;
L_0x55556910c1e0 .functor AND 1, L_0x55556910c480, L_0x55556910c5b0, C4<1>, C4<1>;
L_0x55556910c250 .functor XOR 1, L_0x55556910c480, L_0x55556910c5b0, C4<0>, C4<0>;
L_0x55556910c2c0 .functor AND 1, L_0x55556910e520, L_0x55556910c250, C4<1>, C4<1>;
L_0x55556910c330 .functor OR 1, L_0x55556910c1e0, L_0x55556910c2c0, C4<0>, C4<0>;
v0x555568e03300_0 .net "A", 0 0, L_0x55556910c480;  1 drivers
v0x555568c5a530_0 .net "B", 0 0, L_0x55556910c5b0;  1 drivers
v0x555568c5a5d0_0 .net "Cin", 0 0, L_0x55556910e520;  alias, 1 drivers
v0x555568c41cb0_0 .net "Cout", 0 0, L_0x55556910c330;  1 drivers
v0x555568c41d70_0 .net "Sum", 0 0, L_0x55556910c170;  1 drivers
v0x555568c41900_0 .net *"_ivl_0", 0 0, L_0x55556910c100;  1 drivers
v0x555568c419c0_0 .net *"_ivl_4", 0 0, L_0x55556910c1e0;  1 drivers
v0x555568c40a00_0 .net *"_ivl_6", 0 0, L_0x55556910c250;  1 drivers
v0x555568c19180_0 .net *"_ivl_8", 0 0, L_0x55556910c2c0;  1 drivers
S_0x555568ec6240 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568ebd8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910c6e0 .functor XOR 1, L_0x55556910cb50, L_0x55556910cc80, C4<0>, C4<0>;
L_0x55556910c750 .functor XOR 1, L_0x55556910c6e0, L_0x55556910cdb0, C4<0>, C4<0>;
L_0x55556910c7c0 .functor AND 1, L_0x55556910cb50, L_0x55556910cc80, C4<1>, C4<1>;
L_0x55556910c880 .functor XOR 1, L_0x55556910cb50, L_0x55556910cc80, C4<0>, C4<0>;
L_0x55556910c8f0 .functor AND 1, L_0x55556910cdb0, L_0x55556910c880, C4<1>, C4<1>;
L_0x55556910ca00 .functor OR 1, L_0x55556910c7c0, L_0x55556910c8f0, C4<0>, C4<0>;
v0x555568a8a640_0 .net "A", 0 0, L_0x55556910cb50;  1 drivers
v0x55556895d360_0 .net "B", 0 0, L_0x55556910cc80;  1 drivers
v0x55556895d420_0 .net "Cin", 0 0, L_0x55556910cdb0;  1 drivers
v0x555568c317d0_0 .net "Cout", 0 0, L_0x55556910ca00;  1 drivers
v0x555568c31890_0 .net "Sum", 0 0, L_0x55556910c750;  1 drivers
v0x555568c31340_0 .net *"_ivl_0", 0 0, L_0x55556910c6e0;  1 drivers
v0x555568c31400_0 .net *"_ivl_4", 0 0, L_0x55556910c7c0;  1 drivers
v0x555568c30eb0_0 .net *"_ivl_6", 0 0, L_0x55556910c880;  1 drivers
v0x555568c30a20_0 .net *"_ivl_8", 0 0, L_0x55556910c8f0;  1 drivers
S_0x555568ec8c50 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568ebd8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910ce50 .functor XOR 1, L_0x55556910d360, L_0x55556910d4d0, C4<0>, C4<0>;
L_0x55556910cec0 .functor XOR 1, L_0x55556910ce50, L_0x55556910d600, C4<0>, C4<0>;
L_0x55556910cf80 .functor AND 1, L_0x55556910d360, L_0x55556910d4d0, C4<1>, C4<1>;
L_0x55556910d090 .functor XOR 1, L_0x55556910d360, L_0x55556910d4d0, C4<0>, C4<0>;
L_0x55556910d100 .functor AND 1, L_0x55556910d600, L_0x55556910d090, C4<1>, C4<1>;
L_0x55556910d210 .functor OR 1, L_0x55556910cf80, L_0x55556910d100, C4<0>, C4<0>;
v0x555568c30640_0 .net "A", 0 0, L_0x55556910d360;  1 drivers
v0x555568c30100_0 .net "B", 0 0, L_0x55556910d4d0;  1 drivers
v0x555568c301c0_0 .net "Cin", 0 0, L_0x55556910d600;  1 drivers
v0x555568c2fc70_0 .net "Cout", 0 0, L_0x55556910d210;  1 drivers
v0x555568c2fd30_0 .net "Sum", 0 0, L_0x55556910cec0;  1 drivers
v0x555568c2f7e0_0 .net *"_ivl_0", 0 0, L_0x55556910ce50;  1 drivers
v0x555568c2f8a0_0 .net *"_ivl_4", 0 0, L_0x55556910cf80;  1 drivers
v0x555568c28340_0 .net *"_ivl_6", 0 0, L_0x55556910d090;  1 drivers
v0x555568c25190_0 .net *"_ivl_8", 0 0, L_0x55556910d100;  1 drivers
S_0x555568ececc0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568ebd8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910d830 .functor XOR 1, L_0x55556910dd50, L_0x55556910df70, C4<0>, C4<0>;
L_0x55556910d8a0 .functor XOR 1, L_0x55556910d830, L_0x55556910e130, C4<0>, C4<0>;
L_0x55556910d960 .functor AND 1, L_0x55556910dd50, L_0x55556910df70, C4<1>, C4<1>;
L_0x55556910da70 .functor XOR 1, L_0x55556910dd50, L_0x55556910df70, C4<0>, C4<0>;
L_0x55556910dae0 .functor AND 1, L_0x55556910e130, L_0x55556910da70, C4<1>, C4<1>;
L_0x55556910dbf0 .functor OR 1, L_0x55556910d960, L_0x55556910dae0, C4<0>, C4<0>;
v0x5555688f0690_0 .net "A", 0 0, L_0x55556910dd50;  1 drivers
v0x5555689065d0_0 .net "B", 0 0, L_0x55556910df70;  1 drivers
v0x555568906670_0 .net "Cin", 0 0, L_0x55556910e130;  1 drivers
v0x55556894a980_0 .net "Cout", 0 0, L_0x55556910dbf0;  alias, 1 drivers
v0x55556894aa40_0 .net "Sum", 0 0, L_0x55556910d8a0;  1 drivers
v0x55556894a720_0 .net *"_ivl_0", 0 0, L_0x55556910d830;  1 drivers
v0x55556894a7e0_0 .net *"_ivl_4", 0 0, L_0x55556910d960;  1 drivers
v0x55556894a550_0 .net *"_ivl_6", 0 0, L_0x55556910da70;  1 drivers
v0x55556893fe40_0 .net *"_ivl_8", 0 0, L_0x55556910dae0;  1 drivers
S_0x555568ed1880 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568f25200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568946af0_0 .net "A", 3 0, L_0x555569110950;  1 drivers
v0x555568944720_0 .net "B", 3 0, L_0x5555691109f0;  1 drivers
v0x555568938ef0_0 .net "Cin", 0 0, L_0x555569110b20;  1 drivers
v0x555568937090_0 .net "Cout", 0 0, L_0x555569110230;  1 drivers
v0x555568937160_0 .net "Sum", 3 0, L_0x5555691108b0;  1 drivers
v0x55556893ecb0_0 .net "carry", 2 0, L_0x55556910fd30;  1 drivers
L_0x55556910eac0 .part L_0x555569110950, 0, 1;
L_0x55556910ebf0 .part L_0x5555691109f0, 0, 1;
L_0x55556910f190 .part L_0x555569110950, 1, 1;
L_0x55556910f2c0 .part L_0x5555691109f0, 1, 1;
L_0x55556910f3f0 .part L_0x55556910fd30, 0, 1;
L_0x55556910f9a0 .part L_0x555569110950, 2, 1;
L_0x55556910fb10 .part L_0x5555691109f0, 2, 1;
L_0x55556910fc40 .part L_0x55556910fd30, 1, 1;
L_0x55556910fd30 .concat8 [ 1 1 1 0], L_0x55556910e970, L_0x55556910f040, L_0x55556910f850;
L_0x555569110390 .part L_0x555569110950, 3, 1;
L_0x555569110550 .part L_0x5555691109f0, 3, 1;
L_0x555569110710 .part L_0x55556910fd30, 2, 1;
L_0x5555691108b0 .concat8 [ 1 1 1 1], L_0x55556910e760, L_0x55556910ed90, L_0x55556910f500, L_0x55556910fee0;
S_0x555568ed4290 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568ed1880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910e410 .functor XOR 1, L_0x55556910eac0, L_0x55556910ebf0, C4<0>, C4<0>;
L_0x55556910e760 .functor XOR 1, L_0x55556910e410, L_0x555569110b20, C4<0>, C4<0>;
L_0x55556910e7d0 .functor AND 1, L_0x55556910eac0, L_0x55556910ebf0, C4<1>, C4<1>;
L_0x55556910e840 .functor XOR 1, L_0x55556910eac0, L_0x55556910ebf0, C4<0>, C4<0>;
L_0x55556910e8b0 .functor AND 1, L_0x555569110b20, L_0x55556910e840, C4<1>, C4<1>;
L_0x55556910e970 .functor OR 1, L_0x55556910e7d0, L_0x55556910e8b0, C4<0>, C4<0>;
v0x555568934150_0 .net "A", 0 0, L_0x55556910eac0;  1 drivers
v0x555568933ed0_0 .net "B", 0 0, L_0x55556910ebf0;  1 drivers
v0x555568933f70_0 .net "Cin", 0 0, L_0x555569110b20;  alias, 1 drivers
v0x5555689291c0_0 .net "Cout", 0 0, L_0x55556910e970;  1 drivers
v0x555568929280_0 .net "Sum", 0 0, L_0x55556910e760;  1 drivers
v0x555568928cc0_0 .net *"_ivl_0", 0 0, L_0x55556910e410;  1 drivers
v0x555568928d80_0 .net *"_ivl_4", 0 0, L_0x55556910e7d0;  1 drivers
v0x555568928a60_0 .net *"_ivl_6", 0 0, L_0x55556910e840;  1 drivers
v0x555568928890_0 .net *"_ivl_8", 0 0, L_0x55556910e8b0;  1 drivers
S_0x555568ebaee0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568ed1880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910ed20 .functor XOR 1, L_0x55556910f190, L_0x55556910f2c0, C4<0>, C4<0>;
L_0x55556910ed90 .functor XOR 1, L_0x55556910ed20, L_0x55556910f3f0, C4<0>, C4<0>;
L_0x55556910ee00 .functor AND 1, L_0x55556910f190, L_0x55556910f2c0, C4<1>, C4<1>;
L_0x55556910eec0 .functor XOR 1, L_0x55556910f190, L_0x55556910f2c0, C4<0>, C4<0>;
L_0x55556910ef30 .functor AND 1, L_0x55556910f3f0, L_0x55556910eec0, C4<1>, C4<1>;
L_0x55556910f040 .functor OR 1, L_0x55556910ee00, L_0x55556910ef30, C4<0>, C4<0>;
v0x55556891dc30_0 .net "A", 0 0, L_0x55556910f190;  1 drivers
v0x55556891d680_0 .net "B", 0 0, L_0x55556910f2c0;  1 drivers
v0x55556891d740_0 .net "Cin", 0 0, L_0x55556910f3f0;  1 drivers
v0x55556891d420_0 .net "Cout", 0 0, L_0x55556910f040;  1 drivers
v0x55556891d4e0_0 .net "Sum", 0 0, L_0x55556910ed90;  1 drivers
v0x5555688fb330_0 .net *"_ivl_0", 0 0, L_0x55556910ed20;  1 drivers
v0x5555688fb3f0_0 .net *"_ivl_4", 0 0, L_0x55556910ee00;  1 drivers
v0x55556891d250_0 .net *"_ivl_6", 0 0, L_0x55556910eec0;  1 drivers
v0x555568912540_0 .net *"_ivl_8", 0 0, L_0x55556910ef30;  1 drivers
S_0x555568e47750 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568ed1880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910f490 .functor XOR 1, L_0x55556910f9a0, L_0x55556910fb10, C4<0>, C4<0>;
L_0x55556910f500 .functor XOR 1, L_0x55556910f490, L_0x55556910fc40, C4<0>, C4<0>;
L_0x55556910f5c0 .functor AND 1, L_0x55556910f9a0, L_0x55556910fb10, C4<1>, C4<1>;
L_0x55556910f6d0 .functor XOR 1, L_0x55556910f9a0, L_0x55556910fb10, C4<0>, C4<0>;
L_0x55556910f740 .functor AND 1, L_0x55556910fc40, L_0x55556910f6d0, C4<1>, C4<1>;
L_0x55556910f850 .functor OR 1, L_0x55556910f5c0, L_0x55556910f740, C4<0>, C4<0>;
v0x5555689120f0_0 .net "A", 0 0, L_0x55556910f9a0;  1 drivers
v0x555568911de0_0 .net "B", 0 0, L_0x55556910fb10;  1 drivers
v0x555568911ea0_0 .net "Cin", 0 0, L_0x55556910fc40;  1 drivers
v0x555568911c10_0 .net "Cout", 0 0, L_0x55556910f850;  1 drivers
v0x555568911cd0_0 .net "Sum", 0 0, L_0x55556910f500;  1 drivers
v0x555568906f00_0 .net *"_ivl_0", 0 0, L_0x55556910f490;  1 drivers
v0x555568906fc0_0 .net *"_ivl_4", 0 0, L_0x55556910f5c0;  1 drivers
v0x555568906a00_0 .net *"_ivl_6", 0 0, L_0x55556910f6d0;  1 drivers
v0x5555689067a0_0 .net *"_ivl_8", 0 0, L_0x55556910f740;  1 drivers
S_0x555568e4a310 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568ed1880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910fe70 .functor XOR 1, L_0x555569110390, L_0x555569110550, C4<0>, C4<0>;
L_0x55556910fee0 .functor XOR 1, L_0x55556910fe70, L_0x555569110710, C4<0>, C4<0>;
L_0x55556910ffa0 .functor AND 1, L_0x555569110390, L_0x555569110550, C4<1>, C4<1>;
L_0x5555691100b0 .functor XOR 1, L_0x555569110390, L_0x555569110550, C4<0>, C4<0>;
L_0x555569110120 .functor AND 1, L_0x555569110710, L_0x5555691100b0, C4<1>, C4<1>;
L_0x555569110230 .functor OR 1, L_0x55556910ffa0, L_0x555569110120, C4<0>, C4<0>;
v0x555568943fe0_0 .net "A", 0 0, L_0x555569110390;  1 drivers
v0x5555689421c0_0 .net "B", 0 0, L_0x555569110550;  1 drivers
v0x555568942260_0 .net "Cin", 0 0, L_0x555569110710;  1 drivers
v0x555568949cf0_0 .net "Cout", 0 0, L_0x555569110230;  alias, 1 drivers
v0x555568949db0_0 .net "Sum", 0 0, L_0x55556910fee0;  1 drivers
v0x555568949550_0 .net *"_ivl_0", 0 0, L_0x55556910fe70;  1 drivers
v0x555568949610_0 .net *"_ivl_4", 0 0, L_0x55556910ffa0;  1 drivers
v0x555568941bb0_0 .net *"_ivl_6", 0 0, L_0x5555691100b0;  1 drivers
v0x5555689472e0_0 .net *"_ivl_8", 0 0, L_0x555569110120;  1 drivers
S_0x555568e4cd20 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568f25200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568914770_0 .net "A", 3 0, L_0x555569112f00;  1 drivers
v0x555568919fe0_0 .net "B", 3 0, L_0x555569113040;  1 drivers
v0x5555689197f0_0 .net "Cin", 0 0, L_0x5555691130e0;  1 drivers
v0x555568917420_0 .net "Cout", 0 0, L_0x5555691127e0;  1 drivers
v0x5555689174f0_0 .net "Sum", 3 0, L_0x555569112e60;  1 drivers
v0x55556890b5f0_0 .net "carry", 2 0, L_0x5555691122e0;  1 drivers
L_0x555569111070 .part L_0x555569112f00, 0, 1;
L_0x5555691111a0 .part L_0x555569113040, 0, 1;
L_0x555569111740 .part L_0x555569112f00, 1, 1;
L_0x555569111870 .part L_0x555569113040, 1, 1;
L_0x5555691119a0 .part L_0x5555691122e0, 0, 1;
L_0x555569111f50 .part L_0x555569112f00, 2, 1;
L_0x5555691120c0 .part L_0x555569113040, 2, 1;
L_0x5555691121f0 .part L_0x5555691122e0, 1, 1;
L_0x5555691122e0 .concat8 [ 1 1 1 0], L_0x555569110f20, L_0x5555691115f0, L_0x555569111e00;
L_0x555569112940 .part L_0x555569112f00, 3, 1;
L_0x555569112b00 .part L_0x555569113040, 3, 1;
L_0x555569112cc0 .part L_0x5555691122e0, 2, 1;
L_0x555569112e60 .concat8 [ 1 1 1 1], L_0x555569110cc0, L_0x555569111340, L_0x555569111ab0, L_0x555569112490;
S_0x555568e52790 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569110c50 .functor XOR 1, L_0x555569111070, L_0x5555691111a0, C4<0>, C4<0>;
L_0x555569110cc0 .functor XOR 1, L_0x555569110c50, L_0x5555691130e0, C4<0>, C4<0>;
L_0x555569110d30 .functor AND 1, L_0x555569111070, L_0x5555691111a0, C4<1>, C4<1>;
L_0x555569110df0 .functor XOR 1, L_0x555569111070, L_0x5555691111a0, C4<0>, C4<0>;
L_0x555569110e60 .functor AND 1, L_0x5555691130e0, L_0x555569110df0, C4<1>, C4<1>;
L_0x555569110f20 .functor OR 1, L_0x555569110d30, L_0x555569110e60, C4<0>, C4<0>;
v0x555568936ae0_0 .net "A", 0 0, L_0x555569111070;  1 drivers
v0x55556893c2a0_0 .net "B", 0 0, L_0x5555691111a0;  1 drivers
v0x55556893c340_0 .net "Cin", 0 0, L_0x5555691130e0;  alias, 1 drivers
v0x55556893bab0_0 .net "Cout", 0 0, L_0x555569110f20;  1 drivers
v0x55556893bb70_0 .net "Sum", 0 0, L_0x555569110cc0;  1 drivers
v0x5555689396e0_0 .net *"_ivl_0", 0 0, L_0x555569110c50;  1 drivers
v0x5555689397a0_0 .net *"_ivl_4", 0 0, L_0x555569110d30;  1 drivers
v0x55556892d8b0_0 .net *"_ivl_6", 0 0, L_0x555569110df0;  1 drivers
v0x55556892ba50_0 .net *"_ivl_8", 0 0, L_0x555569110e60;  1 drivers
S_0x555568e55350 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691112d0 .functor XOR 1, L_0x555569111740, L_0x555569111870, C4<0>, C4<0>;
L_0x555569111340 .functor XOR 1, L_0x5555691112d0, L_0x5555691119a0, C4<0>, C4<0>;
L_0x5555691113b0 .functor AND 1, L_0x555569111740, L_0x555569111870, C4<1>, C4<1>;
L_0x555569111470 .functor XOR 1, L_0x555569111740, L_0x555569111870, C4<0>, C4<0>;
L_0x5555691114e0 .functor AND 1, L_0x5555691119a0, L_0x555569111470, C4<1>, C4<1>;
L_0x5555691115f0 .functor OR 1, L_0x5555691113b0, L_0x5555691114e0, C4<0>, C4<0>;
v0x555568933720_0 .net "A", 0 0, L_0x555569111740;  1 drivers
v0x555568932ed0_0 .net "B", 0 0, L_0x555569111870;  1 drivers
v0x555568932f90_0 .net "Cin", 0 0, L_0x5555691119a0;  1 drivers
v0x55556892b3f0_0 .net "Cout", 0 0, L_0x5555691115f0;  1 drivers
v0x55556892b4b0_0 .net "Sum", 0 0, L_0x555569111340;  1 drivers
v0x555568930c60_0 .net *"_ivl_0", 0 0, L_0x5555691112d0;  1 drivers
v0x555568930d20_0 .net *"_ivl_4", 0 0, L_0x5555691113b0;  1 drivers
v0x555568930470_0 .net *"_ivl_6", 0 0, L_0x555569111470;  1 drivers
v0x55556892e0a0_0 .net *"_ivl_8", 0 0, L_0x5555691114e0;  1 drivers
S_0x555568e57d60 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569111a40 .functor XOR 1, L_0x555569111f50, L_0x5555691120c0, C4<0>, C4<0>;
L_0x555569111ab0 .functor XOR 1, L_0x555569111a40, L_0x5555691121f0, C4<0>, C4<0>;
L_0x555569111b70 .functor AND 1, L_0x555569111f50, L_0x5555691120c0, C4<1>, C4<1>;
L_0x555569111c80 .functor XOR 1, L_0x555569111f50, L_0x5555691120c0, C4<0>, C4<0>;
L_0x555569111cf0 .functor AND 1, L_0x5555691121f0, L_0x555569111c80, C4<1>, C4<1>;
L_0x555569111e00 .functor OR 1, L_0x555569111b70, L_0x555569111cf0, C4<0>, C4<0>;
v0x555568922320_0 .net "A", 0 0, L_0x555569111f50;  1 drivers
v0x555568920410_0 .net "B", 0 0, L_0x5555691120c0;  1 drivers
v0x5555689204d0_0 .net "Cin", 0 0, L_0x5555691121f0;  1 drivers
v0x555568928030_0 .net "Cout", 0 0, L_0x555569111e00;  1 drivers
v0x5555689280f0_0 .net "Sum", 0 0, L_0x555569111ab0;  1 drivers
v0x555568927890_0 .net *"_ivl_0", 0 0, L_0x555569111a40;  1 drivers
v0x555568927950_0 .net *"_ivl_4", 0 0, L_0x555569111b70;  1 drivers
v0x55556891fdb0_0 .net *"_ivl_6", 0 0, L_0x555569111c80;  1 drivers
v0x555568925620_0 .net *"_ivl_8", 0 0, L_0x555569111cf0;  1 drivers
S_0x555568eb8320 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569112420 .functor XOR 1, L_0x555569112940, L_0x555569112b00, C4<0>, C4<0>;
L_0x555569112490 .functor XOR 1, L_0x555569112420, L_0x555569112cc0, C4<0>, C4<0>;
L_0x555569112550 .functor AND 1, L_0x555569112940, L_0x555569112b00, C4<1>, C4<1>;
L_0x555569112660 .functor XOR 1, L_0x555569112940, L_0x555569112b00, C4<0>, C4<0>;
L_0x5555691126d0 .functor AND 1, L_0x555569112cc0, L_0x555569112660, C4<1>, C4<1>;
L_0x5555691127e0 .functor OR 1, L_0x555569112550, L_0x5555691126d0, C4<0>, C4<0>;
v0x555568924ee0_0 .net "A", 0 0, L_0x555569112940;  1 drivers
v0x555568922a60_0 .net "B", 0 0, L_0x555569112b00;  1 drivers
v0x555568922b00_0 .net "Cin", 0 0, L_0x555569112cc0;  1 drivers
v0x555568916c30_0 .net "Cout", 0 0, L_0x5555691127e0;  alias, 1 drivers
v0x555568916cf0_0 .net "Sum", 0 0, L_0x555569112490;  1 drivers
v0x555568914dd0_0 .net *"_ivl_0", 0 0, L_0x555569112420;  1 drivers
v0x555568914e90_0 .net *"_ivl_4", 0 0, L_0x555569112550;  1 drivers
v0x55556891c9f0_0 .net *"_ivl_6", 0 0, L_0x555569112660;  1 drivers
v0x55556891c250_0 .net *"_ivl_8", 0 0, L_0x5555691126d0;  1 drivers
S_0x555568e416e0 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568f25200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556895dae0_0 .net "A", 3 0, L_0x555569115520;  1 drivers
v0x555568a2bff0_0 .net "B", 3 0, L_0x555569113180;  1 drivers
v0x555568a703a0_0 .net "Cin", 0 0, L_0x555569115790;  1 drivers
v0x555568a70140_0 .net "Cout", 0 0, L_0x555569114e10;  alias, 1 drivers
v0x555568a70210_0 .net "Sum", 3 0, L_0x555569115480;  1 drivers
v0x555568a6ff70_0 .net "carry", 2 0, L_0x555569114910;  1 drivers
L_0x5555691136a0 .part L_0x555569115520, 0, 1;
L_0x5555691137d0 .part L_0x555569113180, 0, 1;
L_0x555569113d70 .part L_0x555569115520, 1, 1;
L_0x555569113ea0 .part L_0x555569113180, 1, 1;
L_0x555569113fd0 .part L_0x555569114910, 0, 1;
L_0x555569114580 .part L_0x555569115520, 2, 1;
L_0x5555691146f0 .part L_0x555569113180, 2, 1;
L_0x555569114820 .part L_0x555569114910, 1, 1;
L_0x555569114910 .concat8 [ 1 1 1 0], L_0x555569113550, L_0x555569113c20, L_0x555569114430;
L_0x555569114f60 .part L_0x555569115520, 3, 1;
L_0x555569115120 .part L_0x555569113180, 3, 1;
L_0x5555691152e0 .part L_0x555569114910, 2, 1;
L_0x555569115480 .concat8 [ 1 1 1 1], L_0x5555691132a0, L_0x555569113970, L_0x5555691140e0, L_0x555569114ac0;
S_0x555568e28050 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e416e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569113230 .functor XOR 1, L_0x5555691136a0, L_0x5555691137d0, C4<0>, C4<0>;
L_0x5555691132a0 .functor XOR 1, L_0x555569113230, L_0x555569115790, C4<0>, C4<0>;
L_0x555569113310 .functor AND 1, L_0x5555691136a0, L_0x5555691137d0, C4<1>, C4<1>;
L_0x555569113420 .functor XOR 1, L_0x5555691136a0, L_0x5555691137d0, C4<0>, C4<0>;
L_0x555569113490 .functor AND 1, L_0x555569115790, L_0x555569113420, C4<1>, C4<1>;
L_0x555569113550 .functor OR 1, L_0x555569113310, L_0x555569113490, C4<0>, C4<0>;
v0x555568911460_0 .net "A", 0 0, L_0x5555691136a0;  1 drivers
v0x555568910c10_0 .net "B", 0 0, L_0x5555691137d0;  1 drivers
v0x555568910cb0_0 .net "Cin", 0 0, L_0x555569115790;  alias, 1 drivers
v0x555568909130_0 .net "Cout", 0 0, L_0x555569113550;  1 drivers
v0x5555689091f0_0 .net "Sum", 0 0, L_0x5555691132a0;  1 drivers
v0x55556890e9a0_0 .net *"_ivl_0", 0 0, L_0x555569113230;  1 drivers
v0x55556890ea60_0 .net *"_ivl_4", 0 0, L_0x555569113310;  1 drivers
v0x55556890e1b0_0 .net *"_ivl_6", 0 0, L_0x555569113420;  1 drivers
v0x55556890bde0_0 .net *"_ivl_8", 0 0, L_0x555569113490;  1 drivers
S_0x555568e2aa60 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e416e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569113900 .functor XOR 1, L_0x555569113d70, L_0x555569113ea0, C4<0>, C4<0>;
L_0x555569113970 .functor XOR 1, L_0x555569113900, L_0x555569113fd0, C4<0>, C4<0>;
L_0x5555691139e0 .functor AND 1, L_0x555569113d70, L_0x555569113ea0, C4<1>, C4<1>;
L_0x555569113aa0 .functor XOR 1, L_0x555569113d70, L_0x555569113ea0, C4<0>, C4<0>;
L_0x555569113b10 .functor AND 1, L_0x555569113fd0, L_0x555569113aa0, C4<1>, C4<1>;
L_0x555569113c20 .functor OR 1, L_0x5555691139e0, L_0x555569113b10, C4<0>, C4<0>;
v0x555568900060_0 .net "A", 0 0, L_0x555569113d70;  1 drivers
v0x5555688fe150_0 .net "B", 0 0, L_0x555569113ea0;  1 drivers
v0x5555688fe210_0 .net "Cin", 0 0, L_0x555569113fd0;  1 drivers
v0x555568905d70_0 .net "Cout", 0 0, L_0x555569113c20;  1 drivers
v0x555568905e30_0 .net "Sum", 0 0, L_0x555569113970;  1 drivers
v0x5555689055d0_0 .net *"_ivl_0", 0 0, L_0x555569113900;  1 drivers
v0x555568905690_0 .net *"_ivl_4", 0 0, L_0x5555691139e0;  1 drivers
v0x5555688fdaf0_0 .net *"_ivl_6", 0 0, L_0x555569113aa0;  1 drivers
v0x555568903360_0 .net *"_ivl_8", 0 0, L_0x555569113b10;  1 drivers
S_0x555568e30ad0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e416e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569114070 .functor XOR 1, L_0x555569114580, L_0x5555691146f0, C4<0>, C4<0>;
L_0x5555691140e0 .functor XOR 1, L_0x555569114070, L_0x555569114820, C4<0>, C4<0>;
L_0x5555691141a0 .functor AND 1, L_0x555569114580, L_0x5555691146f0, C4<1>, C4<1>;
L_0x5555691142b0 .functor XOR 1, L_0x555569114580, L_0x5555691146f0, C4<0>, C4<0>;
L_0x555569114320 .functor AND 1, L_0x555569114820, L_0x5555691142b0, C4<1>, C4<1>;
L_0x555569114430 .functor OR 1, L_0x5555691141a0, L_0x555569114320, C4<0>, C4<0>;
v0x555568902c20_0 .net "A", 0 0, L_0x555569114580;  1 drivers
v0x5555689007a0_0 .net "B", 0 0, L_0x5555691146f0;  1 drivers
v0x555568900860_0 .net "Cin", 0 0, L_0x555569114820;  1 drivers
v0x5555688f4cf0_0 .net "Cout", 0 0, L_0x555569114430;  1 drivers
v0x5555688f4db0_0 .net "Sum", 0 0, L_0x5555691140e0;  1 drivers
v0x5555688f2e90_0 .net *"_ivl_0", 0 0, L_0x555569114070;  1 drivers
v0x5555688f2f50_0 .net *"_ivl_4", 0 0, L_0x5555691141a0;  1 drivers
v0x5555688fa900_0 .net *"_ivl_6", 0 0, L_0x5555691142b0;  1 drivers
v0x5555688fa500_0 .net *"_ivl_8", 0 0, L_0x555569114320;  1 drivers
S_0x555568e33690 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e416e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569114a50 .functor XOR 1, L_0x555569114f60, L_0x555569115120, C4<0>, C4<0>;
L_0x555569114ac0 .functor XOR 1, L_0x555569114a50, L_0x5555691152e0, C4<0>, C4<0>;
L_0x555569114b80 .functor AND 1, L_0x555569114f60, L_0x555569115120, C4<1>, C4<1>;
L_0x555569114c90 .functor XOR 1, L_0x555569114f60, L_0x555569115120, C4<0>, C4<0>;
L_0x555569114d00 .functor AND 1, L_0x5555691152e0, L_0x555569114c90, C4<1>, C4<1>;
L_0x555569114e10 .functor OR 1, L_0x555569114b80, L_0x555569114d00, C4<0>, C4<0>;
v0x5555688fa210_0 .net "A", 0 0, L_0x555569114f60;  1 drivers
v0x5555688f28c0_0 .net "B", 0 0, L_0x555569115120;  1 drivers
v0x5555688f2960_0 .net "Cin", 0 0, L_0x5555691152e0;  1 drivers
v0x5555688f7ef0_0 .net "Cout", 0 0, L_0x555569114e10;  alias, 1 drivers
v0x5555688f7fb0_0 .net "Sum", 0 0, L_0x555569114ac0;  1 drivers
v0x5555688f7700_0 .net *"_ivl_0", 0 0, L_0x555569114a50;  1 drivers
v0x5555688f77c0_0 .net *"_ivl_4", 0 0, L_0x555569114b80;  1 drivers
v0x5555688f53c0_0 .net *"_ivl_6", 0 0, L_0x555569114c90;  1 drivers
v0x55556895edb0_0 .net *"_ivl_8", 0 0, L_0x555569114d00;  1 drivers
S_0x555568e360a0 .scope module, "sra_inst" "SRA" 22 58, 22 122 0, S_0x555568c6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sra_out";
L_0x5555691197c0 .functor BUFZ 32, L_0x55556911aa40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568a59d20_0 .net "A", 31 0, v0x555568bda590_0;  alias, 1 drivers
v0x555568a59ac0_0 .net "Sra_out", 31 0, L_0x5555691197c0;  alias, 1 drivers
v0x555568a598f0_0 .net *"_ivl_1", 0 0, L_0x555569118cd0;  1 drivers
v0x555568a599b0_0 .net *"_ivl_11", 0 0, L_0x555569119130;  1 drivers
v0x555568a4ebe0_0 .net *"_ivl_13", 0 0, L_0x555569119220;  1 drivers
v0x555568a4e6e0_0 .net *"_ivl_15", 1 0, L_0x5555691192c0;  1 drivers
v0x555568a4e480_0 .net *"_ivl_17", 29 0, L_0x555569119400;  1 drivers
v0x555568a4e2b0_0 .net *"_ivl_18", 31 0, L_0x5555691194f0;  1 drivers
v0x555568a435a0_0 .net *"_ivl_23", 0 0, L_0x555569119720;  1 drivers
v0x555568a430a0_0 .net *"_ivl_25", 0 0, L_0x555569119830;  1 drivers
v0x555568a42e40_0 .net *"_ivl_27", 3 0, L_0x5555691198d0;  1 drivers
v0x555568a20d50_0 .net *"_ivl_29", 27 0, L_0x5555691199c0;  1 drivers
v0x555568a42c70_0 .net *"_ivl_3", 0 0, L_0x555569118d70;  1 drivers
v0x555568a37f60_0 .net *"_ivl_30", 31 0, L_0x555569119ab0;  1 drivers
v0x555568a37a60_0 .net *"_ivl_35", 0 0, L_0x555569119dc0;  1 drivers
v0x555568a37800_0 .net *"_ivl_37", 0 0, L_0x555569119f00;  1 drivers
v0x555568a37630_0 .net *"_ivl_39", 7 0, L_0x555569119fa0;  1 drivers
v0x555568a376d0_0 .net *"_ivl_41", 23 0, L_0x555569119e60;  1 drivers
v0x555568a2c420_0 .net *"_ivl_42", 31 0, L_0x55556911a140;  1 drivers
v0x555568a2c1c0_0 .net *"_ivl_47", 0 0, L_0x55556911a3e0;  1 drivers
v0x555568a69950_0 .net *"_ivl_49", 0 0, L_0x55556911a280;  1 drivers
v0x555568a67be0_0 .net *"_ivl_5", 30 0, L_0x555569118e10;  1 drivers
v0x555568a6f710_0 .net *"_ivl_51", 15 0, L_0x55556911a550;  1 drivers
v0x555568a6ef70_0 .net *"_ivl_53", 15 0, L_0x55556911a720;  1 drivers
v0x555568a675d0_0 .net *"_ivl_54", 31 0, L_0x55556911a810;  1 drivers
v0x555568a6cd00_0 .net *"_ivl_6", 31 0, L_0x555569118eb0;  1 drivers
v0x555568a6c510_0 .net "temp_0", 31 0, L_0x555569118ff0;  1 drivers
v0x555568a6a140_0 .net "temp_1", 31 0, L_0x555569119630;  1 drivers
v0x555568a5e910_0 .net "temp_2", 31 0, L_0x555569119c80;  1 drivers
v0x555568a5cab0_0 .net "temp_3", 31 0, L_0x55556911a040;  1 drivers
v0x555568a646d0_0 .net "temp_4", 31 0, L_0x55556911aa40;  1 drivers
v0x555568a63f30_0 .net "tmp", 4 0, L_0x55556911ac20;  1 drivers
L_0x555569118cd0 .part L_0x55556911ac20, 0, 1;
L_0x555569118d70 .part v0x555568bda590_0, 31, 1;
L_0x555569118e10 .part v0x555568bda590_0, 1, 31;
L_0x555569118eb0 .concat [ 31 1 0 0], L_0x555569118e10, L_0x555569118d70;
L_0x555569118ff0 .functor MUXZ 32, v0x555568bda590_0, L_0x555569118eb0, L_0x555569118cd0, C4<>;
L_0x555569119130 .part L_0x55556911ac20, 1, 1;
L_0x555569119220 .part v0x555568bda590_0, 31, 1;
L_0x5555691192c0 .repeat 2, 2, L_0x555569119220;
L_0x555569119400 .part L_0x555569118ff0, 2, 30;
L_0x5555691194f0 .concat [ 30 2 0 0], L_0x555569119400, L_0x5555691192c0;
L_0x555569119630 .functor MUXZ 32, L_0x555569118ff0, L_0x5555691194f0, L_0x555569119130, C4<>;
L_0x555569119720 .part L_0x55556911ac20, 2, 1;
L_0x555569119830 .part v0x555568bda590_0, 31, 1;
L_0x5555691198d0 .repeat 4, 4, L_0x555569119830;
L_0x5555691199c0 .part L_0x555569119630, 4, 28;
L_0x555569119ab0 .concat [ 28 4 0 0], L_0x5555691199c0, L_0x5555691198d0;
L_0x555569119c80 .functor MUXZ 32, L_0x555569119630, L_0x555569119ab0, L_0x555569119720, C4<>;
L_0x555569119dc0 .part L_0x55556911ac20, 3, 1;
L_0x555569119f00 .part v0x555568bda590_0, 31, 1;
L_0x555569119fa0 .repeat 8, 8, L_0x555569119f00;
L_0x555569119e60 .part L_0x555569119c80, 8, 24;
L_0x55556911a140 .concat [ 24 8 0 0], L_0x555569119e60, L_0x555569119fa0;
L_0x55556911a040 .functor MUXZ 32, L_0x555569119c80, L_0x55556911a140, L_0x555569119dc0, C4<>;
L_0x55556911a3e0 .part L_0x55556911ac20, 4, 1;
L_0x55556911a280 .part v0x555568bda590_0, 31, 1;
L_0x55556911a550 .repeat 16, 16, L_0x55556911a280;
L_0x55556911a720 .part L_0x55556911a040, 16, 16;
L_0x55556911a810 .concat [ 16 16 0 0], L_0x55556911a720, L_0x55556911a550;
L_0x55556911aa40 .functor MUXZ 32, L_0x55556911a040, L_0x55556911a810, L_0x55556911a3e0, C4<>;
S_0x555568e3c110 .scope module, "srl_inst" "SRL" 22 57, 22 104 0, S_0x555568c6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Srl_out";
L_0x555569118170 .functor BUFZ 32, L_0x555569118a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568a5c450_0 .net "A", 31 0, v0x555568bda590_0;  alias, 1 drivers
v0x555568a61cc0_0 .net "Srl_out", 31 0, L_0x555569118170;  alias, 1 drivers
v0x555568a614d0_0 .net *"_ivl_1", 0 0, L_0x5555691175a0;  1 drivers
v0x555568a61590_0 .net *"_ivl_11", 0 0, L_0x555569117960;  1 drivers
L_0x7f38a6a73608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568a5f100_0 .net/2u *"_ivl_12", 1 0, L_0x7f38a6a73608;  1 drivers
v0x555568a532d0_0 .net *"_ivl_15", 29 0, L_0x555569117a50;  1 drivers
v0x555568a51470_0 .net *"_ivl_16", 31 0, L_0x555569117b80;  1 drivers
L_0x7f38a6a735c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568a59090_0 .net/2u *"_ivl_2", 0 0, L_0x7f38a6a735c0;  1 drivers
v0x555568a588f0_0 .net *"_ivl_21", 0 0, L_0x555569117e50;  1 drivers
L_0x7f38a6a73650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555568a50e10_0 .net/2u *"_ivl_22", 3 0, L_0x7f38a6a73650;  1 drivers
v0x555568a56680_0 .net *"_ivl_25", 27 0, L_0x555569117ef0;  1 drivers
v0x555568a55e90_0 .net *"_ivl_26", 31 0, L_0x555569117fe0;  1 drivers
v0x555568a53ac0_0 .net *"_ivl_31", 0 0, L_0x555569118280;  1 drivers
L_0x7f38a6a73698 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555568a47c90_0 .net/2u *"_ivl_32", 7 0, L_0x7f38a6a73698;  1 drivers
v0x555568a45e30_0 .net *"_ivl_35", 23 0, L_0x555569118320;  1 drivers
v0x555568a4da50_0 .net *"_ivl_36", 31 0, L_0x5555691183c0;  1 drivers
v0x555568a4d2b0_0 .net *"_ivl_41", 0 0, L_0x5555691186d0;  1 drivers
L_0x7f38a6a736e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568a4d350_0 .net/2u *"_ivl_42", 15 0, L_0x7f38a6a736e0;  1 drivers
v0x555568a4b040_0 .net *"_ivl_45", 15 0, L_0x555569118770;  1 drivers
v0x555568a4a850_0 .net *"_ivl_46", 31 0, L_0x555569118900;  1 drivers
v0x555568a48480_0 .net *"_ivl_5", 30 0, L_0x555569117640;  1 drivers
v0x555568a3c650_0 .net *"_ivl_6", 31 0, L_0x5555691176e0;  1 drivers
v0x555568a3a7f0_0 .net "temp_0", 31 0, L_0x555569117820;  1 drivers
v0x555568a42410_0 .net "temp_1", 31 0, L_0x555569117cc0;  1 drivers
v0x555568a41c70_0 .net "temp_2", 31 0, L_0x5555691180d0;  1 drivers
v0x555568a3a190_0 .net "temp_3", 31 0, L_0x555569118500;  1 drivers
v0x555568a3fa00_0 .net "temp_4", 31 0, L_0x555569118a40;  1 drivers
v0x555568a3f210_0 .net "tmp", 4 0, L_0x555569118860;  1 drivers
L_0x5555691175a0 .part L_0x555569118860, 0, 1;
L_0x555569117640 .part v0x555568bda590_0, 1, 31;
L_0x5555691176e0 .concat [ 31 1 0 0], L_0x555569117640, L_0x7f38a6a735c0;
L_0x555569117820 .functor MUXZ 32, v0x555568bda590_0, L_0x5555691176e0, L_0x5555691175a0, C4<>;
L_0x555569117960 .part L_0x555569118860, 1, 1;
L_0x555569117a50 .part L_0x555569117820, 2, 30;
L_0x555569117b80 .concat [ 30 2 0 0], L_0x555569117a50, L_0x7f38a6a73608;
L_0x555569117cc0 .functor MUXZ 32, L_0x555569117820, L_0x555569117b80, L_0x555569117960, C4<>;
L_0x555569117e50 .part L_0x555569118860, 2, 1;
L_0x555569117ef0 .part L_0x555569117cc0, 4, 28;
L_0x555569117fe0 .concat [ 28 4 0 0], L_0x555569117ef0, L_0x7f38a6a73650;
L_0x5555691180d0 .functor MUXZ 32, L_0x555569117cc0, L_0x555569117fe0, L_0x555569117e50, C4<>;
L_0x555569118280 .part L_0x555569118860, 3, 1;
L_0x555569118320 .part L_0x5555691180d0, 8, 24;
L_0x5555691183c0 .concat [ 24 8 0 0], L_0x555569118320, L_0x7f38a6a73698;
L_0x555569118500 .functor MUXZ 32, L_0x5555691180d0, L_0x5555691183c0, L_0x555569118280, C4<>;
L_0x5555691186d0 .part L_0x555569118860, 4, 1;
L_0x555569118770 .part L_0x555569118500, 16, 16;
L_0x555569118900 .concat [ 16 16 0 0], L_0x555569118770, L_0x7f38a6a736e0;
L_0x555569118a40 .functor MUXZ 32, L_0x555569118500, L_0x555569118900, L_0x5555691186d0, C4<>;
S_0x555568e3ecd0 .scope module, "sub_fa" "FA_32bit" 22 39, 23 47 0, S_0x555568c6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568bc9740_0 .net "A", 31 0, v0x555568bda590_0;  alias, 1 drivers
v0x555568bbea30_0 .net "B", 31 0, L_0x5555690ef3d0;  1 drivers
L_0x7f38a6a73380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555568bbe530_0 .net "Cin", 0 0, L_0x7f38a6a73380;  1 drivers
v0x555568bbe2d0_0 .net "Cout", 0 0, L_0x5555690ee5e0;  1 drivers
v0x555568bbe100_0 .net "Sum", 31 0, L_0x5555690eed50;  alias, 1 drivers
v0x555568bb33f0_0 .net "carry", 6 0, L_0x5555690ec770;  1 drivers
L_0x5555690de860 .part v0x555568bda590_0, 0, 4;
L_0x5555690de900 .part L_0x5555690ef3d0, 0, 4;
L_0x5555690e0ba0 .part v0x555568bda590_0, 4, 4;
L_0x5555690e0c40 .part L_0x5555690ef3d0, 4, 4;
L_0x5555690e0ce0 .part L_0x5555690ec770, 0, 1;
L_0x5555690e3010 .part v0x555568bda590_0, 8, 4;
L_0x5555690e30f0 .part L_0x5555690ef3d0, 8, 4;
L_0x5555690e3190 .part L_0x5555690ec770, 1, 1;
L_0x5555690e55d0 .part v0x555568bda590_0, 12, 4;
L_0x5555690e5670 .part L_0x5555690ef3d0, 12, 4;
L_0x5555690e57a0 .part L_0x5555690ec770, 2, 1;
L_0x5555690e7b40 .part v0x555568bda590_0, 16, 4;
L_0x5555690e7c50 .part L_0x5555690ef3d0, 16, 4;
L_0x5555690e7cf0 .part L_0x5555690ec770, 3, 1;
L_0x5555690ea120 .part v0x555568bda590_0, 20, 4;
L_0x5555690ea1c0 .part L_0x5555690ef3d0, 20, 4;
L_0x5555690ea2f0 .part L_0x5555690ec770, 4, 1;
L_0x5555690ec6d0 .part v0x555568bda590_0, 24, 4;
L_0x5555690ec810 .part L_0x5555690ef3d0, 24, 4;
L_0x5555690ec8b0 .part L_0x5555690ec770, 5, 1;
LS_0x5555690ec770_0_0 .concat8 [ 1 1 1 1], L_0x5555690de130, L_0x5555690e0480, L_0x5555690e28f0, L_0x5555690e4eb0;
LS_0x5555690ec770_0_4 .concat8 [ 1 1 1 0], L_0x5555690e73c0, L_0x5555690e9a00, L_0x5555690ebfb0;
L_0x5555690ec770 .concat8 [ 4 3 0 0], LS_0x5555690ec770_0_0, LS_0x5555690ec770_0_4;
L_0x5555690eecb0 .part v0x555568bda590_0, 28, 4;
L_0x5555690ec950 .part L_0x5555690ef3d0, 28, 4;
L_0x5555690eef20 .part L_0x5555690ec770, 6, 1;
LS_0x5555690eed50_0_0 .concat8 [ 4 4 4 4], L_0x5555690de7c0, L_0x5555690e0b00, L_0x5555690e2f70, L_0x5555690e5530;
LS_0x5555690eed50_0_4 .concat8 [ 4 4 4 4], L_0x5555690e7aa0, L_0x5555690ea080, L_0x5555690ec630, L_0x5555690eec10;
L_0x5555690eed50 .concat8 [ 16 16 0 0], LS_0x5555690eed50_0_0, LS_0x5555690eed50_0_4;
S_0x555568e25490 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568e3ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568a0d270_0 .net "A", 3 0, L_0x5555690de860;  1 drivers
v0x555568a11be0_0 .net "B", 3 0, L_0x5555690de900;  1 drivers
v0x5555689f5030_0 .net "Cin", 0 0, L_0x7f38a6a73380;  alias, 1 drivers
v0x5555689f4ba0_0 .net "Cout", 0 0, L_0x5555690de130;  1 drivers
v0x5555689f4c70_0 .net "Sum", 3 0, L_0x5555690de7c0;  1 drivers
v0x5555689b5a50_0 .net "carry", 2 0, L_0x5555690dde30;  1 drivers
L_0x5555690dcbc0 .part L_0x5555690de860, 0, 1;
L_0x5555690dccf0 .part L_0x5555690de900, 0, 1;
L_0x5555690dd290 .part L_0x5555690de860, 1, 1;
L_0x5555690dd3c0 .part L_0x5555690de900, 1, 1;
L_0x5555690dd4f0 .part L_0x5555690dde30, 0, 1;
L_0x5555690ddaa0 .part L_0x5555690de860, 2, 1;
L_0x5555690ddc10 .part L_0x5555690de900, 2, 1;
L_0x5555690ddd40 .part L_0x5555690dde30, 1, 1;
L_0x5555690dde30 .concat8 [ 1 1 1 0], L_0x5555690dca70, L_0x5555690dd140, L_0x5555690dd950;
L_0x5555690de240 .part L_0x5555690de860, 3, 1;
L_0x5555690de460 .part L_0x5555690de900, 3, 1;
L_0x5555690de620 .part L_0x5555690dde30, 2, 1;
L_0x5555690de7c0 .concat8 [ 1 1 1 1], L_0x5555690dc7c0, L_0x5555690dce90, L_0x5555690dd600, L_0x5555690c7370;
S_0x555568e08a80 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e25490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690dc750 .functor XOR 1, L_0x5555690dcbc0, L_0x5555690dccf0, C4<0>, C4<0>;
L_0x5555690dc7c0 .functor XOR 1, L_0x5555690dc750, L_0x7f38a6a73380, C4<0>, C4<0>;
L_0x5555690dc880 .functor AND 1, L_0x5555690dcbc0, L_0x5555690dccf0, C4<1>, C4<1>;
L_0x5555690dc990 .functor XOR 1, L_0x5555690dcbc0, L_0x5555690dccf0, C4<0>, C4<0>;
L_0x5555690dca00 .functor AND 1, L_0x7f38a6a73380, L_0x5555690dc990, C4<1>, C4<1>;
L_0x5555690dca70 .functor OR 1, L_0x5555690dc880, L_0x5555690dca00, C4<0>, C4<0>;
v0x555568a2f260_0 .net "A", 0 0, L_0x5555690dcbc0;  1 drivers
v0x555568a36dd0_0 .net "B", 0 0, L_0x5555690dccf0;  1 drivers
v0x555568a36e70_0 .net "Cin", 0 0, L_0x7f38a6a73380;  alias, 1 drivers
v0x555568a36630_0 .net "Cout", 0 0, L_0x5555690dca70;  1 drivers
v0x555568a366f0_0 .net "Sum", 0 0, L_0x5555690dc7c0;  1 drivers
v0x555568a2eb50_0 .net *"_ivl_0", 0 0, L_0x5555690dc750;  1 drivers
v0x555568a343c0_0 .net *"_ivl_4", 0 0, L_0x5555690dc880;  1 drivers
v0x555568a33bd0_0 .net *"_ivl_6", 0 0, L_0x5555690dc990;  1 drivers
v0x555568a31800_0 .net *"_ivl_8", 0 0, L_0x5555690dca00;  1 drivers
S_0x555568e0e810 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e25490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690dce20 .functor XOR 1, L_0x5555690dd290, L_0x5555690dd3c0, C4<0>, C4<0>;
L_0x5555690dce90 .functor XOR 1, L_0x5555690dce20, L_0x5555690dd4f0, C4<0>, C4<0>;
L_0x5555690dcf00 .functor AND 1, L_0x5555690dd290, L_0x5555690dd3c0, C4<1>, C4<1>;
L_0x5555690dcfc0 .functor XOR 1, L_0x5555690dd290, L_0x5555690dd3c0, C4<0>, C4<0>;
L_0x5555690dd030 .functor AND 1, L_0x5555690dd4f0, L_0x5555690dcfc0, C4<1>, C4<1>;
L_0x5555690dd140 .functor OR 1, L_0x5555690dcf00, L_0x5555690dd030, C4<0>, C4<0>;
v0x555568a25a80_0 .net "A", 0 0, L_0x5555690dd290;  1 drivers
v0x555568a23b70_0 .net "B", 0 0, L_0x5555690dd3c0;  1 drivers
v0x555568a23c30_0 .net "Cin", 0 0, L_0x5555690dd4f0;  1 drivers
v0x555568a2b790_0 .net "Cout", 0 0, L_0x5555690dd140;  1 drivers
v0x555568a2b850_0 .net "Sum", 0 0, L_0x5555690dce90;  1 drivers
v0x555568a2aff0_0 .net *"_ivl_0", 0 0, L_0x5555690dce20;  1 drivers
v0x555568a2b0b0_0 .net *"_ivl_4", 0 0, L_0x5555690dcf00;  1 drivers
v0x555568a23510_0 .net *"_ivl_6", 0 0, L_0x5555690dcfc0;  1 drivers
v0x555568a28d80_0 .net *"_ivl_8", 0 0, L_0x5555690dd030;  1 drivers
S_0x555568e113d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e25490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690dd590 .functor XOR 1, L_0x5555690ddaa0, L_0x5555690ddc10, C4<0>, C4<0>;
L_0x5555690dd600 .functor XOR 1, L_0x5555690dd590, L_0x5555690ddd40, C4<0>, C4<0>;
L_0x5555690dd6c0 .functor AND 1, L_0x5555690ddaa0, L_0x5555690ddc10, C4<1>, C4<1>;
L_0x5555690dd7d0 .functor XOR 1, L_0x5555690ddaa0, L_0x5555690ddc10, C4<0>, C4<0>;
L_0x5555690dd840 .functor AND 1, L_0x5555690ddd40, L_0x5555690dd7d0, C4<1>, C4<1>;
L_0x5555690dd950 .functor OR 1, L_0x5555690dd6c0, L_0x5555690dd840, C4<0>, C4<0>;
v0x555568a28640_0 .net "A", 0 0, L_0x5555690ddaa0;  1 drivers
v0x555568a261c0_0 .net "B", 0 0, L_0x5555690ddc10;  1 drivers
v0x555568a26280_0 .net "Cin", 0 0, L_0x5555690ddd40;  1 drivers
v0x555568a1a560_0 .net "Cout", 0 0, L_0x5555690dd950;  1 drivers
v0x555568a1a620_0 .net "Sum", 0 0, L_0x5555690dd600;  1 drivers
v0x555568a18700_0 .net *"_ivl_0", 0 0, L_0x5555690dd590;  1 drivers
v0x555568a187c0_0 .net *"_ivl_4", 0 0, L_0x5555690dd6c0;  1 drivers
v0x555568a20320_0 .net *"_ivl_6", 0 0, L_0x5555690dd7d0;  1 drivers
v0x555568a1ff20_0 .net *"_ivl_8", 0 0, L_0x5555690dd840;  1 drivers
S_0x555568e13de0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e25490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ddf70 .functor XOR 1, L_0x5555690de240, L_0x5555690de460, C4<0>, C4<0>;
L_0x5555690c7370 .functor XOR 1, L_0x5555690ddf70, L_0x5555690de620, C4<0>, C4<0>;
L_0x5555690ddfe0 .functor AND 1, L_0x5555690de240, L_0x5555690de460, C4<1>, C4<1>;
L_0x5555690de050 .functor XOR 1, L_0x5555690de240, L_0x5555690de460, C4<0>, C4<0>;
L_0x5555690de0c0 .functor AND 1, L_0x5555690de620, L_0x5555690de050, C4<1>, C4<1>;
L_0x5555690de130 .functor OR 1, L_0x5555690ddfe0, L_0x5555690de0c0, C4<0>, C4<0>;
v0x555568a1fc30_0 .net "A", 0 0, L_0x5555690de240;  1 drivers
v0x555568a180a0_0 .net "B", 0 0, L_0x5555690de460;  1 drivers
v0x555568a18140_0 .net "Cin", 0 0, L_0x5555690de620;  1 drivers
v0x555568a1d910_0 .net "Cout", 0 0, L_0x5555690de130;  alias, 1 drivers
v0x555568a1d9d0_0 .net "Sum", 0 0, L_0x5555690c7370;  1 drivers
v0x555568a1d120_0 .net *"_ivl_0", 0 0, L_0x5555690ddf70;  1 drivers
v0x555568a1d1e0_0 .net *"_ivl_4", 0 0, L_0x5555690ddfe0;  1 drivers
v0x555568a1ad50_0 .net *"_ivl_6", 0 0, L_0x5555690de050;  1 drivers
v0x555568a13dd0_0 .net *"_ivl_8", 0 0, L_0x5555690de0c0;  1 drivers
S_0x555568e19e50 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568e3ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555689d5a50_0 .net "A", 3 0, L_0x5555690e0ba0;  1 drivers
v0x5555689d1b50_0 .net "B", 3 0, L_0x5555690e0c40;  1 drivers
v0x5555689d1830_0 .net "Cin", 0 0, L_0x5555690e0ce0;  1 drivers
v0x5555689c3b20_0 .net "Cout", 0 0, L_0x5555690e0480;  1 drivers
v0x5555689c3bf0_0 .net "Sum", 3 0, L_0x5555690e0b00;  1 drivers
v0x5555689cfee0_0 .net "carry", 2 0, L_0x5555690dff80;  1 drivers
L_0x5555690dedd0 .part L_0x5555690e0ba0, 0, 1;
L_0x5555690def00 .part L_0x5555690e0c40, 0, 1;
L_0x5555690df460 .part L_0x5555690e0ba0, 1, 1;
L_0x5555690df590 .part L_0x5555690e0c40, 1, 1;
L_0x5555690df6c0 .part L_0x5555690dff80, 0, 1;
L_0x5555690dfc30 .part L_0x5555690e0ba0, 2, 1;
L_0x5555690dfd60 .part L_0x5555690e0c40, 2, 1;
L_0x5555690dfe90 .part L_0x5555690dff80, 1, 1;
L_0x5555690dff80 .concat8 [ 1 1 1 0], L_0x5555690decc0, L_0x5555690df350, L_0x5555690dfb20;
L_0x5555690e05e0 .part L_0x5555690e0ba0, 3, 1;
L_0x5555690e07a0 .part L_0x5555690e0c40, 3, 1;
L_0x5555690e0960 .part L_0x5555690dff80, 2, 1;
L_0x5555690e0b00 .concat8 [ 1 1 1 1], L_0x5555690dea10, L_0x5555690df0a0, L_0x5555690df7d0, L_0x5555690e0130;
S_0x555568e1ca10 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e19e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690de9a0 .functor XOR 1, L_0x5555690dedd0, L_0x5555690def00, C4<0>, C4<0>;
L_0x5555690dea10 .functor XOR 1, L_0x5555690de9a0, L_0x5555690e0ce0, C4<0>, C4<0>;
L_0x5555690dea80 .functor AND 1, L_0x5555690dedd0, L_0x5555690def00, C4<1>, C4<1>;
L_0x5555690deb90 .functor XOR 1, L_0x5555690dedd0, L_0x5555690def00, C4<0>, C4<0>;
L_0x5555690dec00 .functor AND 1, L_0x5555690e0ce0, L_0x5555690deb90, C4<1>, C4<1>;
L_0x5555690decc0 .functor OR 1, L_0x5555690dea80, L_0x5555690dec00, C4<0>, C4<0>;
v0x5555689f2f60_0 .net "A", 0 0, L_0x5555690dedd0;  1 drivers
v0x5555689f1560_0 .net "B", 0 0, L_0x5555690def00;  1 drivers
v0x5555689f1620_0 .net "Cin", 0 0, L_0x5555690e0ce0;  alias, 1 drivers
v0x5555689f1240_0 .net "Cout", 0 0, L_0x5555690decc0;  1 drivers
v0x5555689f1300_0 .net "Sum", 0 0, L_0x5555690dea10;  1 drivers
v0x5555689d37f0_0 .net *"_ivl_0", 0 0, L_0x5555690de9a0;  1 drivers
v0x5555689d38b0_0 .net *"_ivl_4", 0 0, L_0x5555690dea80;  1 drivers
v0x5555689ef8f0_0 .net *"_ivl_6", 0 0, L_0x5555690deb90;  1 drivers
v0x5555689ef5d0_0 .net *"_ivl_8", 0 0, L_0x5555690dec00;  1 drivers
S_0x555568e1f420 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e19e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690df030 .functor XOR 1, L_0x5555690df460, L_0x5555690df590, C4<0>, C4<0>;
L_0x5555690df0a0 .functor XOR 1, L_0x5555690df030, L_0x5555690df6c0, C4<0>, C4<0>;
L_0x5555690df110 .functor AND 1, L_0x5555690df460, L_0x5555690df590, C4<1>, C4<1>;
L_0x5555690df1d0 .functor XOR 1, L_0x5555690df460, L_0x5555690df590, C4<0>, C4<0>;
L_0x5555690df240 .functor AND 1, L_0x5555690df6c0, L_0x5555690df1d0, C4<1>, C4<1>;
L_0x5555690df350 .functor OR 1, L_0x5555690df110, L_0x5555690df240, C4<0>, C4<0>;
v0x5555689e1970_0 .net "A", 0 0, L_0x5555690df460;  1 drivers
v0x5555689edc80_0 .net "B", 0 0, L_0x5555690df590;  1 drivers
v0x5555689edd20_0 .net "Cin", 0 0, L_0x5555690df6c0;  1 drivers
v0x5555689ed960_0 .net "Cout", 0 0, L_0x5555690df350;  1 drivers
v0x5555689eda20_0 .net "Sum", 0 0, L_0x5555690df0a0;  1 drivers
v0x5555689e7af0_0 .net *"_ivl_0", 0 0, L_0x5555690df030;  1 drivers
v0x5555689e7bb0_0 .net *"_ivl_4", 0 0, L_0x5555690df110;  1 drivers
v0x5555689ebeb0_0 .net *"_ivl_6", 0 0, L_0x5555690df1d0;  1 drivers
v0x5555689ebac0_0 .net *"_ivl_8", 0 0, L_0x5555690df240;  1 drivers
S_0x555568e06070 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e19e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690df760 .functor XOR 1, L_0x5555690dfc30, L_0x5555690dfd60, C4<0>, C4<0>;
L_0x5555690df7d0 .functor XOR 1, L_0x5555690df760, L_0x5555690dfe90, C4<0>, C4<0>;
L_0x5555690df890 .functor AND 1, L_0x5555690dfc30, L_0x5555690dfd60, C4<1>, C4<1>;
L_0x5555690df9a0 .functor XOR 1, L_0x5555690dfc30, L_0x5555690dfd60, C4<0>, C4<0>;
L_0x5555690dfa10 .functor AND 1, L_0x5555690dfe90, L_0x5555690df9a0, C4<1>, C4<1>;
L_0x5555690dfb20 .functor OR 1, L_0x5555690df890, L_0x5555690dfa10, C4<0>, C4<0>;
v0x5555689e9d20_0 .net "A", 0 0, L_0x5555690dfc30;  1 drivers
v0x5555689e5cf0_0 .net "B", 0 0, L_0x5555690dfd60;  1 drivers
v0x5555689e5d90_0 .net "Cin", 0 0, L_0x5555690dfe90;  1 drivers
v0x5555689e5900_0 .net "Cout", 0 0, L_0x5555690dfb20;  1 drivers
v0x5555689e59c0_0 .net "Sum", 0 0, L_0x5555690df7d0;  1 drivers
v0x5555689e3ab0_0 .net *"_ivl_0", 0 0, L_0x5555690df760;  1 drivers
v0x5555689e3b70_0 .net *"_ivl_4", 0 0, L_0x5555690df890;  1 drivers
v0x5555689dfc20_0 .net *"_ivl_6", 0 0, L_0x5555690df9a0;  1 drivers
v0x5555689df900_0 .net *"_ivl_8", 0 0, L_0x5555690dfa10;  1 drivers
S_0x555568944980 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e19e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e00c0 .functor XOR 1, L_0x5555690e05e0, L_0x5555690e07a0, C4<0>, C4<0>;
L_0x5555690e0130 .functor XOR 1, L_0x5555690e00c0, L_0x5555690e0960, C4<0>, C4<0>;
L_0x5555690e01f0 .functor AND 1, L_0x5555690e05e0, L_0x5555690e07a0, C4<1>, C4<1>;
L_0x5555690e0300 .functor XOR 1, L_0x5555690e05e0, L_0x5555690e07a0, C4<0>, C4<0>;
L_0x5555690e0370 .functor AND 1, L_0x5555690e0960, L_0x5555690e0300, C4<1>, C4<1>;
L_0x5555690e0480 .functor OR 1, L_0x5555690e01f0, L_0x5555690e0370, C4<0>, C4<0>;
v0x5555689d9b40_0 .net "A", 0 0, L_0x5555690e05e0;  1 drivers
v0x5555689dde50_0 .net "B", 0 0, L_0x5555690e07a0;  1 drivers
v0x5555689ddf10_0 .net "Cin", 0 0, L_0x5555690e0960;  1 drivers
v0x5555689dda60_0 .net "Cout", 0 0, L_0x5555690e0480;  alias, 1 drivers
v0x5555689ddb20_0 .net "Sum", 0 0, L_0x5555690e0130;  1 drivers
v0x5555689dbc10_0 .net *"_ivl_0", 0 0, L_0x5555690e00c0;  1 drivers
v0x5555689dbcd0_0 .net *"_ivl_4", 0 0, L_0x5555690e01f0;  1 drivers
v0x5555689d7c90_0 .net *"_ivl_6", 0 0, L_0x5555690e0300;  1 drivers
v0x5555689d78a0_0 .net *"_ivl_8", 0 0, L_0x5555690e0370;  1 drivers
S_0x555568947540 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568e3ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555689aa340_0 .net "A", 3 0, L_0x5555690e3010;  1 drivers
v0x5555689ae700_0 .net "B", 3 0, L_0x5555690e30f0;  1 drivers
v0x5555689ae310_0 .net "Cin", 0 0, L_0x5555690e3190;  1 drivers
v0x5555689ac4c0_0 .net "Cout", 0 0, L_0x5555690e28f0;  1 drivers
v0x5555689ac590_0 .net "Sum", 3 0, L_0x5555690e2f70;  1 drivers
v0x5555689a8540_0 .net "carry", 2 0, L_0x5555690e23f0;  1 drivers
L_0x5555690e1240 .part L_0x5555690e3010, 0, 1;
L_0x5555690e1370 .part L_0x5555690e30f0, 0, 1;
L_0x5555690e18d0 .part L_0x5555690e3010, 1, 1;
L_0x5555690e1a00 .part L_0x5555690e30f0, 1, 1;
L_0x5555690e1b30 .part L_0x5555690e23f0, 0, 1;
L_0x5555690e20a0 .part L_0x5555690e3010, 2, 1;
L_0x5555690e21d0 .part L_0x5555690e30f0, 2, 1;
L_0x5555690e2300 .part L_0x5555690e23f0, 1, 1;
L_0x5555690e23f0 .concat8 [ 1 1 1 0], L_0x5555690e1130, L_0x5555690e17c0, L_0x5555690e1f90;
L_0x5555690e2a50 .part L_0x5555690e3010, 3, 1;
L_0x5555690e2c10 .part L_0x5555690e30f0, 3, 1;
L_0x5555690e2dd0 .part L_0x5555690e23f0, 2, 1;
L_0x5555690e2f70 .concat8 [ 1 1 1 1], L_0x5555690e0e80, L_0x5555690e1510, L_0x5555690e1c40, L_0x5555690e25a0;
S_0x555568949f50 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568947540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e0e10 .functor XOR 1, L_0x5555690e1240, L_0x5555690e1370, C4<0>, C4<0>;
L_0x5555690e0e80 .functor XOR 1, L_0x5555690e0e10, L_0x5555690e3190, C4<0>, C4<0>;
L_0x5555690e0ef0 .functor AND 1, L_0x5555690e1240, L_0x5555690e1370, C4<1>, C4<1>;
L_0x5555690e1000 .functor XOR 1, L_0x5555690e1240, L_0x5555690e1370, C4<0>, C4<0>;
L_0x5555690e1070 .functor AND 1, L_0x5555690e3190, L_0x5555690e1000, C4<1>, C4<1>;
L_0x5555690e1130 .functor OR 1, L_0x5555690e0ef0, L_0x5555690e1070, C4<0>, C4<0>;
v0x5555689c9e00_0 .net "A", 0 0, L_0x5555690e1240;  1 drivers
v0x5555689ce110_0 .net "B", 0 0, L_0x5555690e1370;  1 drivers
v0x5555689ce1b0_0 .net "Cin", 0 0, L_0x5555690e3190;  alias, 1 drivers
v0x5555689cdd20_0 .net "Cout", 0 0, L_0x5555690e1130;  1 drivers
v0x5555689cdde0_0 .net "Sum", 0 0, L_0x5555690e0e80;  1 drivers
v0x5555689cbed0_0 .net *"_ivl_0", 0 0, L_0x5555690e0e10;  1 drivers
v0x5555689cbf90_0 .net *"_ivl_4", 0 0, L_0x5555690e0ef0;  1 drivers
v0x5555689c7f50_0 .net *"_ivl_6", 0 0, L_0x5555690e1000;  1 drivers
v0x5555689c7b60_0 .net *"_ivl_8", 0 0, L_0x5555690e1070;  1 drivers
S_0x555568c1c630 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568947540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e14a0 .functor XOR 1, L_0x5555690e18d0, L_0x5555690e1a00, C4<0>, C4<0>;
L_0x5555690e1510 .functor XOR 1, L_0x5555690e14a0, L_0x5555690e1b30, C4<0>, C4<0>;
L_0x5555690e1580 .functor AND 1, L_0x5555690e18d0, L_0x5555690e1a00, C4<1>, C4<1>;
L_0x5555690e1640 .functor XOR 1, L_0x5555690e18d0, L_0x5555690e1a00, C4<0>, C4<0>;
L_0x5555690e16b0 .functor AND 1, L_0x5555690e1b30, L_0x5555690e1640, C4<1>, C4<1>;
L_0x5555690e17c0 .functor OR 1, L_0x5555690e1580, L_0x5555690e16b0, C4<0>, C4<0>;
v0x5555689c5dc0_0 .net "A", 0 0, L_0x5555690e18d0;  1 drivers
v0x5555689c1e80_0 .net "B", 0 0, L_0x5555690e1a00;  1 drivers
v0x5555689c1f40_0 .net "Cin", 0 0, L_0x5555690e1b30;  1 drivers
v0x5555689c1b60_0 .net "Cout", 0 0, L_0x5555690e17c0;  1 drivers
v0x5555689c1c20_0 .net "Sum", 0 0, L_0x5555690e1510;  1 drivers
v0x5555689bbcf0_0 .net *"_ivl_0", 0 0, L_0x5555690e14a0;  1 drivers
v0x5555689bbdb0_0 .net *"_ivl_4", 0 0, L_0x5555690e1580;  1 drivers
v0x5555689c00b0_0 .net *"_ivl_6", 0 0, L_0x5555690e1640;  1 drivers
v0x5555689bfcc0_0 .net *"_ivl_8", 0 0, L_0x5555690e16b0;  1 drivers
S_0x555568c1f8f0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568947540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e1bd0 .functor XOR 1, L_0x5555690e20a0, L_0x5555690e21d0, C4<0>, C4<0>;
L_0x5555690e1c40 .functor XOR 1, L_0x5555690e1bd0, L_0x5555690e2300, C4<0>, C4<0>;
L_0x5555690e1d00 .functor AND 1, L_0x5555690e20a0, L_0x5555690e21d0, C4<1>, C4<1>;
L_0x5555690e1e10 .functor XOR 1, L_0x5555690e20a0, L_0x5555690e21d0, C4<0>, C4<0>;
L_0x5555690e1e80 .functor AND 1, L_0x5555690e2300, L_0x5555690e1e10, C4<1>, C4<1>;
L_0x5555690e1f90 .functor OR 1, L_0x5555690e1d00, L_0x5555690e1e80, C4<0>, C4<0>;
v0x5555689bdf20_0 .net "A", 0 0, L_0x5555690e20a0;  1 drivers
v0x5555689b9ef0_0 .net "B", 0 0, L_0x5555690e21d0;  1 drivers
v0x5555689b9fb0_0 .net "Cin", 0 0, L_0x5555690e2300;  1 drivers
v0x5555689b9b00_0 .net "Cout", 0 0, L_0x5555690e1f90;  1 drivers
v0x5555689b9bc0_0 .net "Sum", 0 0, L_0x5555690e1c40;  1 drivers
v0x5555689b7cb0_0 .net *"_ivl_0", 0 0, L_0x5555690e1bd0;  1 drivers
v0x5555689b7d70_0 .net *"_ivl_4", 0 0, L_0x5555690e1d00;  1 drivers
v0x5555689b3db0_0 .net *"_ivl_6", 0 0, L_0x5555690e1e10;  1 drivers
v0x5555689b3a90_0 .net *"_ivl_8", 0 0, L_0x5555690e1e80;  1 drivers
S_0x55556895d140 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568947540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e2530 .functor XOR 1, L_0x5555690e2a50, L_0x5555690e2c10, C4<0>, C4<0>;
L_0x5555690e25a0 .functor XOR 1, L_0x5555690e2530, L_0x5555690e2dd0, C4<0>, C4<0>;
L_0x5555690e2660 .functor AND 1, L_0x5555690e2a50, L_0x5555690e2c10, C4<1>, C4<1>;
L_0x5555690e2770 .functor XOR 1, L_0x5555690e2a50, L_0x5555690e2c10, C4<0>, C4<0>;
L_0x5555690e27e0 .functor AND 1, L_0x5555690e2dd0, L_0x5555690e2770, C4<1>, C4<1>;
L_0x5555690e28f0 .functor OR 1, L_0x5555690e2660, L_0x5555690e27e0, C4<0>, C4<0>;
v0x5555689960f0_0 .net "A", 0 0, L_0x5555690e2a50;  1 drivers
v0x5555689b2140_0 .net "B", 0 0, L_0x5555690e2c10;  1 drivers
v0x5555689b21e0_0 .net "Cin", 0 0, L_0x5555690e2dd0;  1 drivers
v0x5555689b1e20_0 .net "Cout", 0 0, L_0x5555690e28f0;  alias, 1 drivers
v0x5555689b1ee0_0 .net "Sum", 0 0, L_0x5555690e25a0;  1 drivers
v0x5555689a4110_0 .net *"_ivl_0", 0 0, L_0x5555690e2530;  1 drivers
v0x5555689a41d0_0 .net *"_ivl_4", 0 0, L_0x5555690e2660;  1 drivers
v0x5555689b04d0_0 .net *"_ivl_6", 0 0, L_0x5555690e2770;  1 drivers
v0x5555689b01b0_0 .net *"_ivl_8", 0 0, L_0x5555690e27e0;  1 drivers
S_0x555568e034b0 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568e3ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556897e540_0 .net "A", 3 0, L_0x5555690e55d0;  1 drivers
v0x555568982900_0 .net "B", 3 0, L_0x5555690e5670;  1 drivers
v0x555568982510_0 .net "Cin", 0 0, L_0x5555690e57a0;  1 drivers
v0x5555689806c0_0 .net "Cout", 0 0, L_0x5555690e4eb0;  1 drivers
v0x555568980790_0 .net "Sum", 3 0, L_0x5555690e5530;  1 drivers
v0x55556897c740_0 .net "carry", 2 0, L_0x5555690e49b0;  1 drivers
L_0x5555690e3740 .part L_0x5555690e55d0, 0, 1;
L_0x5555690e3870 .part L_0x5555690e5670, 0, 1;
L_0x5555690e3e10 .part L_0x5555690e55d0, 1, 1;
L_0x5555690e3f40 .part L_0x5555690e5670, 1, 1;
L_0x5555690e4070 .part L_0x5555690e49b0, 0, 1;
L_0x5555690e4620 .part L_0x5555690e55d0, 2, 1;
L_0x5555690e4790 .part L_0x5555690e5670, 2, 1;
L_0x5555690e48c0 .part L_0x5555690e49b0, 1, 1;
L_0x5555690e49b0 .concat8 [ 1 1 1 0], L_0x5555690e3630, L_0x5555690e3cc0, L_0x5555690e44d0;
L_0x5555690e5010 .part L_0x5555690e55d0, 3, 1;
L_0x5555690e51d0 .part L_0x5555690e5670, 3, 1;
L_0x5555690e5390 .part L_0x5555690e49b0, 2, 1;
L_0x5555690e5530 .concat8 [ 1 1 1 1], L_0x5555690e3380, L_0x5555690e3a10, L_0x5555690e4180, L_0x5555690e4b60;
S_0x55556893ef10 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e034b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e3310 .functor XOR 1, L_0x5555690e3740, L_0x5555690e3870, C4<0>, C4<0>;
L_0x5555690e3380 .functor XOR 1, L_0x5555690e3310, L_0x5555690e57a0, C4<0>, C4<0>;
L_0x5555690e33f0 .functor AND 1, L_0x5555690e3740, L_0x5555690e3870, C4<1>, C4<1>;
L_0x5555690e3500 .functor XOR 1, L_0x5555690e3740, L_0x5555690e3870, C4<0>, C4<0>;
L_0x5555690e3570 .functor AND 1, L_0x5555690e57a0, L_0x5555690e3500, C4<1>, C4<1>;
L_0x5555690e3630 .functor OR 1, L_0x5555690e33f0, L_0x5555690e3570, C4<0>, C4<0>;
v0x5555689a63b0_0 .net "A", 0 0, L_0x5555690e3740;  1 drivers
v0x5555689a2470_0 .net "B", 0 0, L_0x5555690e3870;  1 drivers
v0x5555689a2510_0 .net "Cin", 0 0, L_0x5555690e57a0;  alias, 1 drivers
v0x5555689a2150_0 .net "Cout", 0 0, L_0x5555690e3630;  1 drivers
v0x5555689a2210_0 .net "Sum", 0 0, L_0x5555690e3380;  1 drivers
v0x55556899c2e0_0 .net *"_ivl_0", 0 0, L_0x5555690e3310;  1 drivers
v0x55556899c3a0_0 .net *"_ivl_4", 0 0, L_0x5555690e33f0;  1 drivers
v0x5555689a06a0_0 .net *"_ivl_6", 0 0, L_0x5555690e3500;  1 drivers
v0x5555689a02b0_0 .net *"_ivl_8", 0 0, L_0x5555690e3570;  1 drivers
S_0x555568925880 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e034b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e39a0 .functor XOR 1, L_0x5555690e3e10, L_0x5555690e3f40, C4<0>, C4<0>;
L_0x5555690e3a10 .functor XOR 1, L_0x5555690e39a0, L_0x5555690e4070, C4<0>, C4<0>;
L_0x5555690e3a80 .functor AND 1, L_0x5555690e3e10, L_0x5555690e3f40, C4<1>, C4<1>;
L_0x5555690e3b40 .functor XOR 1, L_0x5555690e3e10, L_0x5555690e3f40, C4<0>, C4<0>;
L_0x5555690e3bb0 .functor AND 1, L_0x5555690e4070, L_0x5555690e3b40, C4<1>, C4<1>;
L_0x5555690e3cc0 .functor OR 1, L_0x5555690e3a80, L_0x5555690e3bb0, C4<0>, C4<0>;
v0x55556899e510_0 .net "A", 0 0, L_0x5555690e3e10;  1 drivers
v0x55556899a4e0_0 .net "B", 0 0, L_0x5555690e3f40;  1 drivers
v0x55556899a5a0_0 .net "Cin", 0 0, L_0x5555690e4070;  1 drivers
v0x55556899a0f0_0 .net "Cout", 0 0, L_0x5555690e3cc0;  1 drivers
v0x55556899a1b0_0 .net "Sum", 0 0, L_0x5555690e3a10;  1 drivers
v0x5555689982a0_0 .net *"_ivl_0", 0 0, L_0x5555690e39a0;  1 drivers
v0x555568998360_0 .net *"_ivl_4", 0 0, L_0x5555690e3a80;  1 drivers
v0x5555689943a0_0 .net *"_ivl_6", 0 0, L_0x5555690e3b40;  1 drivers
v0x555568994080_0 .net *"_ivl_8", 0 0, L_0x5555690e3bb0;  1 drivers
S_0x555568928290 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e034b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e4110 .functor XOR 1, L_0x5555690e4620, L_0x5555690e4790, C4<0>, C4<0>;
L_0x5555690e4180 .functor XOR 1, L_0x5555690e4110, L_0x5555690e48c0, C4<0>, C4<0>;
L_0x5555690e4240 .functor AND 1, L_0x5555690e4620, L_0x5555690e4790, C4<1>, C4<1>;
L_0x5555690e4350 .functor XOR 1, L_0x5555690e4620, L_0x5555690e4790, C4<0>, C4<0>;
L_0x5555690e43c0 .functor AND 1, L_0x5555690e48c0, L_0x5555690e4350, C4<1>, C4<1>;
L_0x5555690e44d0 .functor OR 1, L_0x5555690e4240, L_0x5555690e43c0, C4<0>, C4<0>;
v0x555568986420_0 .net "A", 0 0, L_0x5555690e4620;  1 drivers
v0x555568992730_0 .net "B", 0 0, L_0x5555690e4790;  1 drivers
v0x5555689927f0_0 .net "Cin", 0 0, L_0x5555690e48c0;  1 drivers
v0x555568992410_0 .net "Cout", 0 0, L_0x5555690e44d0;  1 drivers
v0x5555689924d0_0 .net "Sum", 0 0, L_0x5555690e4180;  1 drivers
v0x55556898c5a0_0 .net *"_ivl_0", 0 0, L_0x5555690e4110;  1 drivers
v0x55556898c660_0 .net *"_ivl_4", 0 0, L_0x5555690e4240;  1 drivers
v0x555568990960_0 .net *"_ivl_6", 0 0, L_0x5555690e4350;  1 drivers
v0x555568990570_0 .net *"_ivl_8", 0 0, L_0x5555690e43c0;  1 drivers
S_0x55556892e300 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e034b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e4af0 .functor XOR 1, L_0x5555690e5010, L_0x5555690e51d0, C4<0>, C4<0>;
L_0x5555690e4b60 .functor XOR 1, L_0x5555690e4af0, L_0x5555690e5390, C4<0>, C4<0>;
L_0x5555690e4c20 .functor AND 1, L_0x5555690e5010, L_0x5555690e51d0, C4<1>, C4<1>;
L_0x5555690e4d30 .functor XOR 1, L_0x5555690e5010, L_0x5555690e51d0, C4<0>, C4<0>;
L_0x5555690e4da0 .functor AND 1, L_0x5555690e5390, L_0x5555690e4d30, C4<1>, C4<1>;
L_0x5555690e4eb0 .functor OR 1, L_0x5555690e4c20, L_0x5555690e4da0, C4<0>, C4<0>;
v0x55556898e7d0_0 .net "A", 0 0, L_0x5555690e5010;  1 drivers
v0x55556898a7a0_0 .net "B", 0 0, L_0x5555690e51d0;  1 drivers
v0x55556898a840_0 .net "Cin", 0 0, L_0x5555690e5390;  1 drivers
v0x55556898a3b0_0 .net "Cout", 0 0, L_0x5555690e4eb0;  alias, 1 drivers
v0x55556898a470_0 .net "Sum", 0 0, L_0x5555690e4b60;  1 drivers
v0x555568988560_0 .net *"_ivl_0", 0 0, L_0x5555690e4af0;  1 drivers
v0x555568988620_0 .net *"_ivl_4", 0 0, L_0x5555690e4c20;  1 drivers
v0x5555689846d0_0 .net *"_ivl_6", 0 0, L_0x5555690e4d30;  1 drivers
v0x5555689843b0_0 .net *"_ivl_8", 0 0, L_0x5555690e4da0;  1 drivers
S_0x555568930ec0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568e3ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568af0ad0_0 .net "A", 3 0, L_0x5555690e7b40;  1 drivers
v0x555568b128e0_0 .net "B", 3 0, L_0x5555690e7c50;  1 drivers
v0x555568b07bd0_0 .net "Cin", 0 0, L_0x5555690e7cf0;  1 drivers
v0x555568b076d0_0 .net "Cout", 0 0, L_0x5555690e73c0;  1 drivers
v0x555568b077a0_0 .net "Sum", 3 0, L_0x5555690e7aa0;  1 drivers
v0x555568b07470_0 .net "carry", 2 0, L_0x5555690e6ec0;  1 drivers
L_0x5555690e5c50 .part L_0x5555690e7b40, 0, 1;
L_0x5555690e5d80 .part L_0x5555690e7c50, 0, 1;
L_0x5555690e6320 .part L_0x5555690e7b40, 1, 1;
L_0x5555690e6450 .part L_0x5555690e7c50, 1, 1;
L_0x5555690e6580 .part L_0x5555690e6ec0, 0, 1;
L_0x5555690e6b30 .part L_0x5555690e7b40, 2, 1;
L_0x5555690e6ca0 .part L_0x5555690e7c50, 2, 1;
L_0x5555690e6dd0 .part L_0x5555690e6ec0, 1, 1;
L_0x5555690e6ec0 .concat8 [ 1 1 1 0], L_0x5555690e5b00, L_0x5555690e61d0, L_0x5555690e69e0;
L_0x5555690e7520 .part L_0x5555690e7b40, 3, 1;
L_0x5555690e7740 .part L_0x5555690e7c50, 3, 1;
L_0x5555690e7900 .part L_0x5555690e6ec0, 2, 1;
L_0x5555690e7aa0 .concat8 [ 1 1 1 1], L_0x5555690e5940, L_0x5555690e5f20, L_0x5555690e6690, L_0x5555690e7070;
S_0x5555689338d0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568930ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e58d0 .functor XOR 1, L_0x5555690e5c50, L_0x5555690e5d80, C4<0>, C4<0>;
L_0x5555690e5940 .functor XOR 1, L_0x5555690e58d0, L_0x5555690e7cf0, C4<0>, C4<0>;
L_0x5555690e59b0 .functor AND 1, L_0x5555690e5c50, L_0x5555690e5d80, C4<1>, C4<1>;
L_0x5555690e5a20 .functor XOR 1, L_0x5555690e5c50, L_0x5555690e5d80, C4<0>, C4<0>;
L_0x5555690e5a90 .functor AND 1, L_0x5555690e7cf0, L_0x5555690e5a20, C4<1>, C4<1>;
L_0x5555690e5b00 .functor OR 1, L_0x5555690e59b0, L_0x5555690e5a90, C4<0>, C4<0>;
v0x55556897a5b0_0 .net "A", 0 0, L_0x5555690e5c50;  1 drivers
v0x555568c0f590_0 .net "B", 0 0, L_0x5555690e5d80;  1 drivers
v0x555568c0f630_0 .net "Cin", 0 0, L_0x5555690e7cf0;  alias, 1 drivers
v0x555568c06aa0_0 .net "Cout", 0 0, L_0x5555690e5b00;  1 drivers
v0x555568c06b60_0 .net "Sum", 0 0, L_0x5555690e5940;  1 drivers
v0x555568bff810_0 .net *"_ivl_0", 0 0, L_0x5555690e58d0;  1 drivers
v0x555568bff8d0_0 .net *"_ivl_4", 0 0, L_0x5555690e59b0;  1 drivers
v0x555568afbc60_0 .net *"_ivl_6", 0 0, L_0x5555690e5a20;  1 drivers
v0x555568b40010_0 .net *"_ivl_8", 0 0, L_0x5555690e5a90;  1 drivers
S_0x555568939940 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568930ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e5eb0 .functor XOR 1, L_0x5555690e6320, L_0x5555690e6450, C4<0>, C4<0>;
L_0x5555690e5f20 .functor XOR 1, L_0x5555690e5eb0, L_0x5555690e6580, C4<0>, C4<0>;
L_0x5555690e5f90 .functor AND 1, L_0x5555690e6320, L_0x5555690e6450, C4<1>, C4<1>;
L_0x5555690e6050 .functor XOR 1, L_0x5555690e6320, L_0x5555690e6450, C4<0>, C4<0>;
L_0x5555690e60c0 .functor AND 1, L_0x5555690e6580, L_0x5555690e6050, C4<1>, C4<1>;
L_0x5555690e61d0 .functor OR 1, L_0x5555690e5f90, L_0x5555690e60c0, C4<0>, C4<0>;
v0x555568b3fe60_0 .net "A", 0 0, L_0x5555690e6320;  1 drivers
v0x555568b3fbe0_0 .net "B", 0 0, L_0x5555690e6450;  1 drivers
v0x555568b3fca0_0 .net "Cin", 0 0, L_0x5555690e6580;  1 drivers
v0x555568b354d0_0 .net "Cout", 0 0, L_0x5555690e61d0;  1 drivers
v0x555568b35590_0 .net "Sum", 0 0, L_0x5555690e5f20;  1 drivers
v0x555568b34fd0_0 .net *"_ivl_0", 0 0, L_0x5555690e5eb0;  1 drivers
v0x555568b35090_0 .net *"_ivl_4", 0 0, L_0x5555690e5f90;  1 drivers
v0x555568b34d70_0 .net *"_ivl_6", 0 0, L_0x5555690e6050;  1 drivers
v0x555568af0f90_0 .net *"_ivl_8", 0 0, L_0x5555690e60c0;  1 drivers
S_0x55556893c500 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568930ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e6620 .functor XOR 1, L_0x5555690e6b30, L_0x5555690e6ca0, C4<0>, C4<0>;
L_0x5555690e6690 .functor XOR 1, L_0x5555690e6620, L_0x5555690e6dd0, C4<0>, C4<0>;
L_0x5555690e6750 .functor AND 1, L_0x5555690e6b30, L_0x5555690e6ca0, C4<1>, C4<1>;
L_0x5555690e6860 .functor XOR 1, L_0x5555690e6b30, L_0x5555690e6ca0, C4<0>, C4<0>;
L_0x5555690e68d0 .functor AND 1, L_0x5555690e6dd0, L_0x5555690e6860, C4<1>, C4<1>;
L_0x5555690e69e0 .functor OR 1, L_0x5555690e6750, L_0x5555690e68d0, C4<0>, C4<0>;
v0x555568b34c50_0 .net "A", 0 0, L_0x5555690e6b30;  1 drivers
v0x555568b29e90_0 .net "B", 0 0, L_0x5555690e6ca0;  1 drivers
v0x555568b29f50_0 .net "Cin", 0 0, L_0x5555690e6dd0;  1 drivers
v0x555568b29990_0 .net "Cout", 0 0, L_0x5555690e69e0;  1 drivers
v0x555568b29a50_0 .net "Sum", 0 0, L_0x5555690e6690;  1 drivers
v0x555568b29730_0 .net *"_ivl_0", 0 0, L_0x5555690e6620;  1 drivers
v0x555568b297f0_0 .net *"_ivl_4", 0 0, L_0x5555690e6750;  1 drivers
v0x555568b29560_0 .net *"_ivl_6", 0 0, L_0x5555690e6860;  1 drivers
v0x555568b1e850_0 .net *"_ivl_8", 0 0, L_0x5555690e68d0;  1 drivers
S_0x555568922cc0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568930ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e7000 .functor XOR 1, L_0x5555690e7520, L_0x5555690e7740, C4<0>, C4<0>;
L_0x5555690e7070 .functor XOR 1, L_0x5555690e7000, L_0x5555690e7900, C4<0>, C4<0>;
L_0x5555690e7130 .functor AND 1, L_0x5555690e7520, L_0x5555690e7740, C4<1>, C4<1>;
L_0x5555690e7240 .functor XOR 1, L_0x5555690e7520, L_0x5555690e7740, C4<0>, C4<0>;
L_0x5555690e72b0 .functor AND 1, L_0x5555690e7900, L_0x5555690e7240, C4<1>, C4<1>;
L_0x5555690e73c0 .functor OR 1, L_0x5555690e7130, L_0x5555690e72b0, C4<0>, C4<0>;
v0x555568b1e400_0 .net "A", 0 0, L_0x5555690e7520;  1 drivers
v0x555568b1e0f0_0 .net "B", 0 0, L_0x5555690e7740;  1 drivers
v0x555568b1e190_0 .net "Cin", 0 0, L_0x5555690e7900;  1 drivers
v0x555568b1df20_0 .net "Cout", 0 0, L_0x5555690e73c0;  alias, 1 drivers
v0x555568b1dfe0_0 .net "Sum", 0 0, L_0x5555690e7070;  1 drivers
v0x555568b13210_0 .net *"_ivl_0", 0 0, L_0x5555690e7000;  1 drivers
v0x555568b132d0_0 .net *"_ivl_4", 0 0, L_0x5555690e7130;  1 drivers
v0x555568b12d10_0 .net *"_ivl_6", 0 0, L_0x5555690e7240;  1 drivers
v0x555568b12ab0_0 .net *"_ivl_8", 0 0, L_0x5555690e72b0;  1 drivers
S_0x555568905fd0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568e3ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568b262f0_0 .net "A", 3 0, L_0x5555690ea120;  1 drivers
v0x555568b25b00_0 .net "B", 3 0, L_0x5555690ea1c0;  1 drivers
v0x555568b23730_0 .net "Cin", 0 0, L_0x5555690ea2f0;  1 drivers
v0x555568b17900_0 .net "Cout", 0 0, L_0x5555690e9a00;  1 drivers
v0x555568b179d0_0 .net "Sum", 3 0, L_0x5555690ea080;  1 drivers
v0x555568b15aa0_0 .net "carry", 2 0, L_0x5555690e9500;  1 drivers
L_0x5555690e8290 .part L_0x5555690ea120, 0, 1;
L_0x5555690e83c0 .part L_0x5555690ea1c0, 0, 1;
L_0x5555690e8960 .part L_0x5555690ea120, 1, 1;
L_0x5555690e8a90 .part L_0x5555690ea1c0, 1, 1;
L_0x5555690e8bc0 .part L_0x5555690e9500, 0, 1;
L_0x5555690e9170 .part L_0x5555690ea120, 2, 1;
L_0x5555690e92e0 .part L_0x5555690ea1c0, 2, 1;
L_0x5555690e9410 .part L_0x5555690e9500, 1, 1;
L_0x5555690e9500 .concat8 [ 1 1 1 0], L_0x5555690e8140, L_0x5555690e8810, L_0x5555690e9020;
L_0x5555690e9b60 .part L_0x5555690ea120, 3, 1;
L_0x5555690e9d20 .part L_0x5555690ea1c0, 3, 1;
L_0x5555690e9ee0 .part L_0x5555690e9500, 2, 1;
L_0x5555690ea080 .concat8 [ 1 1 1 1], L_0x5555690e7f30, L_0x5555690e8560, L_0x5555690e8cd0, L_0x5555690e96b0;
S_0x55556890c040 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568905fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e7be0 .functor XOR 1, L_0x5555690e8290, L_0x5555690e83c0, C4<0>, C4<0>;
L_0x5555690e7f30 .functor XOR 1, L_0x5555690e7be0, L_0x5555690ea2f0, C4<0>, C4<0>;
L_0x5555690e7fa0 .functor AND 1, L_0x5555690e8290, L_0x5555690e83c0, C4<1>, C4<1>;
L_0x5555690e8010 .functor XOR 1, L_0x5555690e8290, L_0x5555690e83c0, C4<0>, C4<0>;
L_0x5555690e8080 .functor AND 1, L_0x5555690ea2f0, L_0x5555690e8010, C4<1>, C4<1>;
L_0x5555690e8140 .functor OR 1, L_0x5555690e7fa0, L_0x5555690e8080, C4<0>, C4<0>;
v0x555568afc640_0 .net "A", 0 0, L_0x5555690e8290;  1 drivers
v0x555568afc090_0 .net "B", 0 0, L_0x5555690e83c0;  1 drivers
v0x555568afc130_0 .net "Cin", 0 0, L_0x5555690ea2f0;  alias, 1 drivers
v0x555568afbe30_0 .net "Cout", 0 0, L_0x5555690e8140;  1 drivers
v0x555568afbef0_0 .net "Sum", 0 0, L_0x5555690e7f30;  1 drivers
v0x555568b395c0_0 .net *"_ivl_0", 0 0, L_0x5555690e7be0;  1 drivers
v0x555568b39680_0 .net *"_ivl_4", 0 0, L_0x5555690e7fa0;  1 drivers
v0x555568b37850_0 .net *"_ivl_6", 0 0, L_0x5555690e8010;  1 drivers
v0x555568b3f380_0 .net *"_ivl_8", 0 0, L_0x5555690e8080;  1 drivers
S_0x55556890ec00 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568905fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e84f0 .functor XOR 1, L_0x5555690e8960, L_0x5555690e8a90, C4<0>, C4<0>;
L_0x5555690e8560 .functor XOR 1, L_0x5555690e84f0, L_0x5555690e8bc0, C4<0>, C4<0>;
L_0x5555690e85d0 .functor AND 1, L_0x5555690e8960, L_0x5555690e8a90, C4<1>, C4<1>;
L_0x5555690e8690 .functor XOR 1, L_0x5555690e8960, L_0x5555690e8a90, C4<0>, C4<0>;
L_0x5555690e8700 .functor AND 1, L_0x5555690e8bc0, L_0x5555690e8690, C4<1>, C4<1>;
L_0x5555690e8810 .functor OR 1, L_0x5555690e85d0, L_0x5555690e8700, C4<0>, C4<0>;
v0x555568b3ec90_0 .net "A", 0 0, L_0x5555690e8960;  1 drivers
v0x555568b37240_0 .net "B", 0 0, L_0x5555690e8a90;  1 drivers
v0x555568b37300_0 .net "Cin", 0 0, L_0x5555690e8bc0;  1 drivers
v0x555568b3c970_0 .net "Cout", 0 0, L_0x5555690e8810;  1 drivers
v0x555568b3ca30_0 .net "Sum", 0 0, L_0x5555690e8560;  1 drivers
v0x555568b3c180_0 .net *"_ivl_0", 0 0, L_0x5555690e84f0;  1 drivers
v0x555568b3c240_0 .net *"_ivl_4", 0 0, L_0x5555690e85d0;  1 drivers
v0x555568b39db0_0 .net *"_ivl_6", 0 0, L_0x5555690e8690;  1 drivers
v0x555568b2e580_0 .net *"_ivl_8", 0 0, L_0x5555690e8700;  1 drivers
S_0x555568911610 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568905fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e8c60 .functor XOR 1, L_0x5555690e9170, L_0x5555690e92e0, C4<0>, C4<0>;
L_0x5555690e8cd0 .functor XOR 1, L_0x5555690e8c60, L_0x5555690e9410, C4<0>, C4<0>;
L_0x5555690e8d90 .functor AND 1, L_0x5555690e9170, L_0x5555690e92e0, C4<1>, C4<1>;
L_0x5555690e8ea0 .functor XOR 1, L_0x5555690e9170, L_0x5555690e92e0, C4<0>, C4<0>;
L_0x5555690e8f10 .functor AND 1, L_0x5555690e9410, L_0x5555690e8ea0, C4<1>, C4<1>;
L_0x5555690e9020 .functor OR 1, L_0x5555690e8d90, L_0x5555690e8f10, C4<0>, C4<0>;
v0x555568b2c7d0_0 .net "A", 0 0, L_0x5555690e9170;  1 drivers
v0x555568b34340_0 .net "B", 0 0, L_0x5555690e92e0;  1 drivers
v0x555568b34400_0 .net "Cin", 0 0, L_0x5555690e9410;  1 drivers
v0x555568b33ba0_0 .net "Cout", 0 0, L_0x5555690e9020;  1 drivers
v0x555568b33c60_0 .net "Sum", 0 0, L_0x5555690e8cd0;  1 drivers
v0x555568b2c0c0_0 .net *"_ivl_0", 0 0, L_0x5555690e8c60;  1 drivers
v0x555568b2c180_0 .net *"_ivl_4", 0 0, L_0x5555690e8d90;  1 drivers
v0x555568b31930_0 .net *"_ivl_6", 0 0, L_0x5555690e8ea0;  1 drivers
v0x555568b31140_0 .net *"_ivl_8", 0 0, L_0x5555690e8f10;  1 drivers
S_0x555568917680 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568905fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690e9640 .functor XOR 1, L_0x5555690e9b60, L_0x5555690e9d20, C4<0>, C4<0>;
L_0x5555690e96b0 .functor XOR 1, L_0x5555690e9640, L_0x5555690e9ee0, C4<0>, C4<0>;
L_0x5555690e9770 .functor AND 1, L_0x5555690e9b60, L_0x5555690e9d20, C4<1>, C4<1>;
L_0x5555690e9880 .functor XOR 1, L_0x5555690e9b60, L_0x5555690e9d20, C4<0>, C4<0>;
L_0x5555690e98f0 .functor AND 1, L_0x5555690e9ee0, L_0x5555690e9880, C4<1>, C4<1>;
L_0x5555690e9a00 .functor OR 1, L_0x5555690e9770, L_0x5555690e98f0, C4<0>, C4<0>;
v0x555568b2ee20_0 .net "A", 0 0, L_0x5555690e9b60;  1 drivers
v0x555568b22f40_0 .net "B", 0 0, L_0x5555690e9d20;  1 drivers
v0x555568b22fe0_0 .net "Cin", 0 0, L_0x5555690e9ee0;  1 drivers
v0x555568b210e0_0 .net "Cout", 0 0, L_0x5555690e9a00;  alias, 1 drivers
v0x555568b211a0_0 .net "Sum", 0 0, L_0x5555690e96b0;  1 drivers
v0x555568b28d00_0 .net *"_ivl_0", 0 0, L_0x5555690e9640;  1 drivers
v0x555568b28dc0_0 .net *"_ivl_4", 0 0, L_0x5555690e9770;  1 drivers
v0x555568b28560_0 .net *"_ivl_6", 0 0, L_0x5555690e9880;  1 drivers
v0x555568b20a80_0 .net *"_ivl_8", 0 0, L_0x5555690e98f0;  1 drivers
S_0x55556891a240 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568e3ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568afac60_0 .net "A", 3 0, L_0x5555690ec6d0;  1 drivers
v0x555568af3180_0 .net "B", 3 0, L_0x5555690ec810;  1 drivers
v0x555568af89f0_0 .net "Cin", 0 0, L_0x5555690ec8b0;  1 drivers
v0x555568af8200_0 .net "Cout", 0 0, L_0x5555690ebfb0;  1 drivers
v0x555568af82d0_0 .net "Sum", 3 0, L_0x5555690ec630;  1 drivers
v0x555568af5e30_0 .net "carry", 2 0, L_0x5555690ebab0;  1 drivers
L_0x5555690ea840 .part L_0x5555690ec6d0, 0, 1;
L_0x5555690ea970 .part L_0x5555690ec810, 0, 1;
L_0x5555690eaf10 .part L_0x5555690ec6d0, 1, 1;
L_0x5555690eb040 .part L_0x5555690ec810, 1, 1;
L_0x5555690eb170 .part L_0x5555690ebab0, 0, 1;
L_0x5555690eb720 .part L_0x5555690ec6d0, 2, 1;
L_0x5555690eb890 .part L_0x5555690ec810, 2, 1;
L_0x5555690eb9c0 .part L_0x5555690ebab0, 1, 1;
L_0x5555690ebab0 .concat8 [ 1 1 1 0], L_0x5555690ea6f0, L_0x5555690eadc0, L_0x5555690eb5d0;
L_0x5555690ec110 .part L_0x5555690ec6d0, 3, 1;
L_0x5555690ec2d0 .part L_0x5555690ec810, 3, 1;
L_0x5555690ec490 .part L_0x5555690ebab0, 2, 1;
L_0x5555690ec630 .concat8 [ 1 1 1 1], L_0x5555690ea490, L_0x5555690eab10, L_0x5555690eb280, L_0x5555690ebc60;
S_0x55556891cc50 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55556891a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ea420 .functor XOR 1, L_0x5555690ea840, L_0x5555690ea970, C4<0>, C4<0>;
L_0x5555690ea490 .functor XOR 1, L_0x5555690ea420, L_0x5555690ec8b0, C4<0>, C4<0>;
L_0x5555690ea500 .functor AND 1, L_0x5555690ea840, L_0x5555690ea970, C4<1>, C4<1>;
L_0x5555690ea5c0 .functor XOR 1, L_0x5555690ea840, L_0x5555690ea970, C4<0>, C4<0>;
L_0x5555690ea630 .functor AND 1, L_0x5555690ec8b0, L_0x5555690ea5c0, C4<1>, C4<1>;
L_0x5555690ea6f0 .functor OR 1, L_0x5555690ea500, L_0x5555690ea630, C4<0>, C4<0>;
v0x555568b1cfd0_0 .net "A", 0 0, L_0x5555690ea840;  1 drivers
v0x555568b15440_0 .net "B", 0 0, L_0x5555690ea970;  1 drivers
v0x555568b154e0_0 .net "Cin", 0 0, L_0x5555690ec8b0;  alias, 1 drivers
v0x555568b1acb0_0 .net "Cout", 0 0, L_0x5555690ea6f0;  1 drivers
v0x555568b1ad70_0 .net "Sum", 0 0, L_0x5555690ea490;  1 drivers
v0x555568b1a4c0_0 .net *"_ivl_0", 0 0, L_0x5555690ea420;  1 drivers
v0x555568b1a580_0 .net *"_ivl_4", 0 0, L_0x5555690ea500;  1 drivers
v0x555568b180f0_0 .net *"_ivl_6", 0 0, L_0x5555690ea5c0;  1 drivers
v0x555568b0c2c0_0 .net *"_ivl_8", 0 0, L_0x5555690ea630;  1 drivers
S_0x5555689035c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55556891a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690eaaa0 .functor XOR 1, L_0x5555690eaf10, L_0x5555690eb040, C4<0>, C4<0>;
L_0x5555690eab10 .functor XOR 1, L_0x5555690eaaa0, L_0x5555690eb170, C4<0>, C4<0>;
L_0x5555690eab80 .functor AND 1, L_0x5555690eaf10, L_0x5555690eb040, C4<1>, C4<1>;
L_0x5555690eac40 .functor XOR 1, L_0x5555690eaf10, L_0x5555690eb040, C4<0>, C4<0>;
L_0x5555690eacb0 .functor AND 1, L_0x5555690eb170, L_0x5555690eac40, C4<1>, C4<1>;
L_0x5555690eadc0 .functor OR 1, L_0x5555690eab80, L_0x5555690eacb0, C4<0>, C4<0>;
v0x555568b0a510_0 .net "A", 0 0, L_0x5555690eaf10;  1 drivers
v0x555568b12080_0 .net "B", 0 0, L_0x5555690eb040;  1 drivers
v0x555568b12140_0 .net "Cin", 0 0, L_0x5555690eb170;  1 drivers
v0x555568b118e0_0 .net "Cout", 0 0, L_0x5555690eadc0;  1 drivers
v0x555568b119a0_0 .net "Sum", 0 0, L_0x5555690eab10;  1 drivers
v0x555568b09e00_0 .net *"_ivl_0", 0 0, L_0x5555690eaaa0;  1 drivers
v0x555568b09ec0_0 .net *"_ivl_4", 0 0, L_0x5555690eab80;  1 drivers
v0x555568b0f670_0 .net *"_ivl_6", 0 0, L_0x5555690eac40;  1 drivers
v0x555568b0ee80_0 .net *"_ivl_8", 0 0, L_0x5555690eacb0;  1 drivers
S_0x555568a80c10 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55556891a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690eb210 .functor XOR 1, L_0x5555690eb720, L_0x5555690eb890, C4<0>, C4<0>;
L_0x5555690eb280 .functor XOR 1, L_0x5555690eb210, L_0x5555690eb9c0, C4<0>, C4<0>;
L_0x5555690eb340 .functor AND 1, L_0x5555690eb720, L_0x5555690eb890, C4<1>, C4<1>;
L_0x5555690eb450 .functor XOR 1, L_0x5555690eb720, L_0x5555690eb890, C4<0>, C4<0>;
L_0x5555690eb4c0 .functor AND 1, L_0x5555690eb9c0, L_0x5555690eb450, C4<1>, C4<1>;
L_0x5555690eb5d0 .functor OR 1, L_0x5555690eb340, L_0x5555690eb4c0, C4<0>, C4<0>;
v0x555568b0cb60_0 .net "A", 0 0, L_0x5555690eb720;  1 drivers
v0x555568b00c80_0 .net "B", 0 0, L_0x5555690eb890;  1 drivers
v0x555568b00d40_0 .net "Cin", 0 0, L_0x5555690eb9c0;  1 drivers
v0x555568afee20_0 .net "Cout", 0 0, L_0x5555690eb5d0;  1 drivers
v0x555568afeee0_0 .net "Sum", 0 0, L_0x5555690eb280;  1 drivers
v0x555568b06a40_0 .net *"_ivl_0", 0 0, L_0x5555690eb210;  1 drivers
v0x555568b06b00_0 .net *"_ivl_4", 0 0, L_0x5555690eb340;  1 drivers
v0x555568b062a0_0 .net *"_ivl_6", 0 0, L_0x5555690eb450;  1 drivers
v0x555568afe7c0_0 .net *"_ivl_8", 0 0, L_0x5555690eb4c0;  1 drivers
S_0x555568a70e60 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55556891a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ebbf0 .functor XOR 1, L_0x5555690ec110, L_0x5555690ec2d0, C4<0>, C4<0>;
L_0x5555690ebc60 .functor XOR 1, L_0x5555690ebbf0, L_0x5555690ec490, C4<0>, C4<0>;
L_0x5555690ebd20 .functor AND 1, L_0x5555690ec110, L_0x5555690ec2d0, C4<1>, C4<1>;
L_0x5555690ebe30 .functor XOR 1, L_0x5555690ec110, L_0x5555690ec2d0, C4<0>, C4<0>;
L_0x5555690ebea0 .functor AND 1, L_0x5555690ec490, L_0x5555690ebe30, C4<1>, C4<1>;
L_0x5555690ebfb0 .functor OR 1, L_0x5555690ebd20, L_0x5555690ebea0, C4<0>, C4<0>;
v0x555568b040e0_0 .net "A", 0 0, L_0x5555690ec110;  1 drivers
v0x555568b03840_0 .net "B", 0 0, L_0x5555690ec2d0;  1 drivers
v0x555568b038e0_0 .net "Cin", 0 0, L_0x5555690ec490;  1 drivers
v0x555568b01470_0 .net "Cout", 0 0, L_0x5555690ebfb0;  alias, 1 drivers
v0x555568b01530_0 .net "Sum", 0 0, L_0x5555690ebc60;  1 drivers
v0x555568af5640_0 .net *"_ivl_0", 0 0, L_0x5555690ebbf0;  1 drivers
v0x555568af5700_0 .net *"_ivl_4", 0 0, L_0x5555690ebd20;  1 drivers
v0x555568af37e0_0 .net *"_ivl_6", 0 0, L_0x5555690ebe30;  1 drivers
v0x555568afb400_0 .net *"_ivl_8", 0 0, L_0x5555690ebea0;  1 drivers
S_0x555568a71f10 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568e3ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568bd4d80_0 .net "A", 3 0, L_0x5555690eecb0;  1 drivers
v0x555568bca070_0 .net "B", 3 0, L_0x5555690ec950;  1 drivers
v0x555568bc9b70_0 .net "Cin", 0 0, L_0x5555690eef20;  1 drivers
v0x555568bc9910_0 .net "Cout", 0 0, L_0x5555690ee5e0;  alias, 1 drivers
v0x555568bc99e0_0 .net "Sum", 3 0, L_0x5555690eec10;  1 drivers
v0x555568ba7930_0 .net "carry", 2 0, L_0x5555690ee0e0;  1 drivers
L_0x5555690ece70 .part L_0x5555690eecb0, 0, 1;
L_0x5555690ecfa0 .part L_0x5555690ec950, 0, 1;
L_0x5555690ed540 .part L_0x5555690eecb0, 1, 1;
L_0x5555690ed670 .part L_0x5555690ec950, 1, 1;
L_0x5555690ed7a0 .part L_0x5555690ee0e0, 0, 1;
L_0x5555690edd50 .part L_0x5555690eecb0, 2, 1;
L_0x5555690edec0 .part L_0x5555690ec950, 2, 1;
L_0x5555690edff0 .part L_0x5555690ee0e0, 1, 1;
L_0x5555690ee0e0 .concat8 [ 1 1 1 0], L_0x5555690ecd20, L_0x5555690ed3f0, L_0x5555690edc00;
L_0x5555690ee6f0 .part L_0x5555690eecb0, 3, 1;
L_0x5555690ee8b0 .part L_0x5555690ec950, 3, 1;
L_0x5555690eea70 .part L_0x5555690ee0e0, 2, 1;
L_0x5555690eec10 .concat8 [ 1 1 1 1], L_0x5555690eca70, L_0x5555690ed140, L_0x5555690ed8b0, L_0x5555690ee290;
S_0x5555688f5590 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568a71f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690eca00 .functor XOR 1, L_0x5555690ece70, L_0x5555690ecfa0, C4<0>, C4<0>;
L_0x5555690eca70 .functor XOR 1, L_0x5555690eca00, L_0x5555690eef20, C4<0>, C4<0>;
L_0x5555690ecae0 .functor AND 1, L_0x5555690ece70, L_0x5555690ecfa0, C4<1>, C4<1>;
L_0x5555690ecbf0 .functor XOR 1, L_0x5555690ece70, L_0x5555690ecfa0, C4<0>, C4<0>;
L_0x5555690ecc60 .functor AND 1, L_0x5555690eef20, L_0x5555690ecbf0, C4<1>, C4<1>;
L_0x5555690ecd20 .functor OR 1, L_0x5555690ecae0, L_0x5555690ecc60, C4<0>, C4<0>;
v0x555568ae85e0_0 .net "A", 0 0, L_0x5555690ece70;  1 drivers
v0x555568af00a0_0 .net "B", 0 0, L_0x5555690ecfa0;  1 drivers
v0x555568af0140_0 .net "Cin", 0 0, L_0x5555690eef20;  alias, 1 drivers
v0x555568aefca0_0 .net "Cout", 0 0, L_0x5555690ecd20;  1 drivers
v0x555568aefd60_0 .net "Sum", 0 0, L_0x5555690eca70;  1 drivers
v0x555568aef900_0 .net *"_ivl_0", 0 0, L_0x5555690eca00;  1 drivers
v0x555568aef9c0_0 .net *"_ivl_4", 0 0, L_0x5555690ecae0;  1 drivers
v0x555568ae7f20_0 .net *"_ivl_6", 0 0, L_0x5555690ecbf0;  1 drivers
v0x555568aed690_0 .net *"_ivl_8", 0 0, L_0x5555690ecc60;  1 drivers
S_0x5555688f8150 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568a71f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ed0d0 .functor XOR 1, L_0x5555690ed540, L_0x5555690ed670, C4<0>, C4<0>;
L_0x5555690ed140 .functor XOR 1, L_0x5555690ed0d0, L_0x5555690ed7a0, C4<0>, C4<0>;
L_0x5555690ed1b0 .functor AND 1, L_0x5555690ed540, L_0x5555690ed670, C4<1>, C4<1>;
L_0x5555690ed270 .functor XOR 1, L_0x5555690ed540, L_0x5555690ed670, C4<0>, C4<0>;
L_0x5555690ed2e0 .functor AND 1, L_0x5555690ed7a0, L_0x5555690ed270, C4<1>, C4<1>;
L_0x5555690ed3f0 .functor OR 1, L_0x5555690ed1b0, L_0x5555690ed2e0, C4<0>, C4<0>;
v0x555568aecf50_0 .net "A", 0 0, L_0x5555690ed540;  1 drivers
v0x555568aeaad0_0 .net "B", 0 0, L_0x5555690ed670;  1 drivers
v0x555568aeab90_0 .net "Cin", 0 0, L_0x5555690ed7a0;  1 drivers
v0x555568bb2ac0_0 .net "Cout", 0 0, L_0x5555690ed3f0;  1 drivers
v0x555568bb2b80_0 .net "Sum", 0 0, L_0x5555690ed140;  1 drivers
v0x555568bf6e70_0 .net *"_ivl_0", 0 0, L_0x5555690ed0d0;  1 drivers
v0x555568bf6f30_0 .net *"_ivl_4", 0 0, L_0x5555690ed1b0;  1 drivers
v0x555568bf6c10_0 .net *"_ivl_6", 0 0, L_0x5555690ed270;  1 drivers
v0x555568bf6a40_0 .net *"_ivl_8", 0 0, L_0x5555690ed2e0;  1 drivers
S_0x5555688fab60 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568a71f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ed840 .functor XOR 1, L_0x5555690edd50, L_0x5555690edec0, C4<0>, C4<0>;
L_0x5555690ed8b0 .functor XOR 1, L_0x5555690ed840, L_0x5555690edff0, C4<0>, C4<0>;
L_0x5555690ed970 .functor AND 1, L_0x5555690edd50, L_0x5555690edec0, C4<1>, C4<1>;
L_0x5555690eda80 .functor XOR 1, L_0x5555690edd50, L_0x5555690edec0, C4<0>, C4<0>;
L_0x5555690edaf0 .functor AND 1, L_0x5555690edff0, L_0x5555690eda80, C4<1>, C4<1>;
L_0x5555690edc00 .functor OR 1, L_0x5555690ed970, L_0x5555690edaf0, C4<0>, C4<0>;
v0x555568bec3e0_0 .net "A", 0 0, L_0x5555690edd50;  1 drivers
v0x555568bebe30_0 .net "B", 0 0, L_0x5555690edec0;  1 drivers
v0x555568bebef0_0 .net "Cin", 0 0, L_0x5555690edff0;  1 drivers
v0x555568bebbd0_0 .net "Cout", 0 0, L_0x5555690edc00;  1 drivers
v0x555568bebc90_0 .net "Sum", 0 0, L_0x5555690ed8b0;  1 drivers
v0x555568ba7df0_0 .net *"_ivl_0", 0 0, L_0x5555690ed840;  1 drivers
v0x555568ba7eb0_0 .net *"_ivl_4", 0 0, L_0x5555690ed970;  1 drivers
v0x555568beba00_0 .net *"_ivl_6", 0 0, L_0x5555690eda80;  1 drivers
v0x555568be0cf0_0 .net *"_ivl_8", 0 0, L_0x5555690edaf0;  1 drivers
S_0x555568900a00 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568a71f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ee220 .functor XOR 1, L_0x5555690ee6f0, L_0x5555690ee8b0, C4<0>, C4<0>;
L_0x5555690ee290 .functor XOR 1, L_0x5555690ee220, L_0x5555690eea70, C4<0>, C4<0>;
L_0x5555690ee350 .functor AND 1, L_0x5555690ee6f0, L_0x5555690ee8b0, C4<1>, C4<1>;
L_0x5555690ee460 .functor XOR 1, L_0x5555690ee6f0, L_0x5555690ee8b0, C4<0>, C4<0>;
L_0x5555690ee4d0 .functor AND 1, L_0x5555690eea70, L_0x5555690ee460, C4<1>, C4<1>;
L_0x5555690ee5e0 .functor OR 1, L_0x5555690ee350, L_0x5555690ee4d0, C4<0>, C4<0>;
v0x555568be08a0_0 .net "A", 0 0, L_0x5555690ee6f0;  1 drivers
v0x555568be0590_0 .net "B", 0 0, L_0x5555690ee8b0;  1 drivers
v0x555568be0630_0 .net "Cin", 0 0, L_0x5555690eea70;  1 drivers
v0x555568be03c0_0 .net "Cout", 0 0, L_0x5555690ee5e0;  alias, 1 drivers
v0x555568be0480_0 .net "Sum", 0 0, L_0x5555690ee290;  1 drivers
v0x555568bd56b0_0 .net *"_ivl_0", 0 0, L_0x5555690ee220;  1 drivers
v0x555568bd5770_0 .net *"_ivl_4", 0 0, L_0x5555690ee350;  1 drivers
v0x555568bd51b0_0 .net *"_ivl_6", 0 0, L_0x5555690ee460;  1 drivers
v0x555568bd4f50_0 .net *"_ivl_8", 0 0, L_0x5555690ee4d0;  1 drivers
S_0x555568a7c110 .scope module, "u_stage_id" "stage_id" 13 264, 24 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_pred_taken";
    .port_info 7 /INPUT 1 "i_wb_reg_write";
    .port_info 8 /INPUT 5 "i_wb_rd";
    .port_info 9 /INPUT 32 "i_wb_write_data";
    .port_info 10 /INPUT 2 "i_forward_a_sel";
    .port_info 11 /INPUT 2 "i_forward_b_sel";
    .port_info 12 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 13 /OUTPUT 32 "o_pc";
    .port_info 14 /OUTPUT 32 "o_rs1_val";
    .port_info 15 /OUTPUT 32 "o_rs2_val";
    .port_info 16 /OUTPUT 32 "o_imm";
    .port_info 17 /OUTPUT 5 "o_rs1";
    .port_info 18 /OUTPUT 5 "o_rs2";
    .port_info 19 /OUTPUT 5 "o_rd";
    .port_info 20 /OUTPUT 1 "o_ctrl_valid";
    .port_info 21 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 22 /OUTPUT 1 "o_ctrl_kill";
    .port_info 23 /OUTPUT 1 "o_ctrl_branch";
    .port_info 24 /OUTPUT 1 "o_ctrl_jump";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 26 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 27 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 28 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 29 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 30 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 31 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 32 /OUTPUT 1 "o_ctrl_op_b_sel";
    .port_info 33 /OUTPUT 32 "o_redirect_pc";
    .port_info 34 /OUTPUT 1 "o_redirect_valid";
    .port_info 35 /OUTPUT 1 "o_btb_update";
    .port_info 36 /OUTPUT 32 "o_btb_update_pc";
    .port_info 37 /OUTPUT 32 "o_btb_update_target";
    .port_info 38 /OUTPUT 1 "o_use_rs1";
    .port_info 39 /OUTPUT 1 "o_use_rs2";
    .port_info 40 /OUTPUT 1 "o_is_branch";
    .port_info 41 /OUTPUT 1 "o_is_jump";
L_0x7f38a6a72d50 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5555690c5d30 .functor AND 32, L_0x5555690c5a60, L_0x7f38a6a72d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5555690c60b0 .functor BUFZ 1, v0x555568ac94a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555690c6230 .functor AND 1, L_0x5555690c6120, L_0x5555690c5f80, C4<1>, C4<1>;
L_0x5555690c6340 .functor XOR 1, v0x555568cbe510_0, L_0x5555690c60b0, C4<0>, C4<0>;
L_0x5555690c6400 .functor AND 1, L_0x5555690c6230, L_0x5555690c6340, C4<1>, C4<1>;
L_0x5555690c65b0 .functor AND 1, L_0x5555690b1010, L_0x5555690c6510, C4<1>, C4<1>;
L_0x5555690c61c0 .functor OR 1, v0x5555689c3890_0, L_0x5555690c6670, C4<0>, C4<0>;
L_0x5555690c6920 .functor OR 1, L_0x5555690c61c0, L_0x5555690c6830, C4<0>, C4<0>;
L_0x5555690c6a80 .functor AND 1, L_0x5555690c65b0, L_0x5555690c6920, C4<1>, C4<1>;
L_0x5555690c6f50 .functor OR 1, L_0x5555690c6bd0, L_0x5555690c6d50, C4<0>, C4<0>;
L_0x5555690c7060 .functor OR 1, L_0x5555690c60b0, L_0x5555690c6f50, C4<0>, C4<0>;
L_0x5555690c70d0 .functor AND 1, L_0x5555690b1010, L_0x5555690c7060, C4<1>, C4<1>;
L_0x5555690c7200 .functor BUFZ 32, v0x555568cbe780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555690c7300 .functor BUFZ 32, L_0x5555690c5ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555690c7190 .functor BUFZ 32, v0x555568cbe780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555690c73f0 .functor BUFZ 32, v0x55556898e390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555690c74f0 .functor BUFZ 32, v0x555568988270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555690c75f0 .functor BUFZ 32, v0x555568c7cd60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555690c7700 .functor BUFZ 5, L_0x555569092bb0, C4<00000>, C4<00000>, C4<00000>;
L_0x5555690c7770 .functor BUFZ 5, L_0x555569092db0, C4<00000>, C4<00000>, C4<00000>;
L_0x5555690c7890 .functor BUFZ 5, L_0x555569092ea0, C4<00000>, C4<00000>, C4<00000>;
L_0x5555690c7ea0 .functor OR 1, L_0x5555690c7900, L_0x5555690c7cf0, C4<0>, C4<0>;
L_0x5555690c8070 .functor BUFZ 1, L_0x5555690c6400, C4<0>, C4<0>, C4<0>;
L_0x5555690c8220 .functor BUFZ 3, L_0x555569092a70, C4<000>, C4<000>, C4<000>;
L_0x5555690c8660 .functor AND 1, L_0x5555690c83b0, L_0x5555690c8570, C4<1>, C4<1>;
L_0x5555690c8940 .functor AND 1, L_0x5555690c8660, L_0x5555690c8770, C4<1>, C4<1>;
L_0x5555690c9010 .functor OR 1, L_0x5555690c8b30, L_0x5555690c8e30, C4<0>, C4<0>;
L_0x5555690c9210 .functor OR 1, L_0x5555690c9010, L_0x5555690c9120, C4<0>, C4<0>;
L_0x5555690c98f0 .functor OR 1, L_0x5555690c9600, L_0x5555690c96f0, C4<0>, C4<0>;
L_0x7f38a6a72f90 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555568a42010_0 .net/2u *"_ivl_102", 6 0, L_0x7f38a6a72f90;  1 drivers
v0x555568a42110_0 .net *"_ivl_104", 0 0, L_0x5555690c7900;  1 drivers
L_0x7f38a6a72fd8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555568a369d0_0 .net/2u *"_ivl_106", 6 0, L_0x7f38a6a72fd8;  1 drivers
v0x555568a36a70_0 .net *"_ivl_108", 0 0, L_0x5555690c7cf0;  1 drivers
L_0x7f38a6a73020 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x555568a2b390_0 .net/2u *"_ivl_114", 6 0, L_0x7f38a6a73020;  1 drivers
L_0x7f38a6a72cc0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555568a67200_0 .net/2u *"_ivl_12", 6 0, L_0x7f38a6a72cc0;  1 drivers
L_0x7f38a6a73068 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x555568a672e0_0 .net/2u *"_ivl_120", 6 0, L_0x7f38a6a73068;  1 drivers
v0x555568a6c900_0 .net *"_ivl_122", 0 0, L_0x5555690c83b0;  1 drivers
L_0x7f38a6a730b0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x555568a6c9a0_0 .net/2u *"_ivl_124", 6 0, L_0x7f38a6a730b0;  1 drivers
v0x555568a69d40_0 .net *"_ivl_126", 0 0, L_0x5555690c8570;  1 drivers
v0x555568a69de0_0 .net *"_ivl_129", 0 0, L_0x5555690c8660;  1 drivers
L_0x7f38a6a730f8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555568a5c0c0_0 .net/2u *"_ivl_130", 6 0, L_0x7f38a6a730f8;  1 drivers
v0x555568a5c1a0_0 .net *"_ivl_132", 0 0, L_0x5555690c8770;  1 drivers
L_0x7f38a6a73140 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x555568a618c0_0 .net/2u *"_ivl_136", 6 0, L_0x7f38a6a73140;  1 drivers
v0x555568a619a0_0 .net *"_ivl_138", 0 0, L_0x5555690c8b30;  1 drivers
v0x555568a5ed00_0 .net *"_ivl_14", 0 0, L_0x5555690b2fe0;  1 drivers
L_0x7f38a6a73188 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555568a5edc0_0 .net/2u *"_ivl_140", 6 0, L_0x7f38a6a73188;  1 drivers
v0x555568a50a80_0 .net *"_ivl_142", 0 0, L_0x5555690c8e30;  1 drivers
v0x555568a50b40_0 .net *"_ivl_145", 0 0, L_0x5555690c9010;  1 drivers
L_0x7f38a6a731d0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x555568a56280_0 .net/2u *"_ivl_146", 6 0, L_0x7f38a6a731d0;  1 drivers
v0x555568a56340_0 .net *"_ivl_148", 0 0, L_0x5555690c9120;  1 drivers
L_0x7f38a6a73218 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555568a536c0_0 .net/2u *"_ivl_152", 6 0, L_0x7f38a6a73218;  1 drivers
L_0x7f38a6a73260 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555568a53780_0 .net/2u *"_ivl_156", 6 0, L_0x7f38a6a73260;  1 drivers
v0x555568a45440_0 .net *"_ivl_158", 0 0, L_0x5555690c9600;  1 drivers
L_0x7f38a6a732a8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555568a45500_0 .net/2u *"_ivl_160", 6 0, L_0x7f38a6a732a8;  1 drivers
v0x555568a4ac40_0 .net *"_ivl_162", 0 0, L_0x5555690c96f0;  1 drivers
v0x555568a4ad00_0 .net/2u *"_ivl_20", 31 0, L_0x7f38a6a72d50;  1 drivers
L_0x7f38a6a72d98 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555568a48080_0 .net/2u *"_ivl_24", 6 0, L_0x7f38a6a72d98;  1 drivers
v0x555568a48160_0 .net *"_ivl_26", 0 0, L_0x5555690c5df0;  1 drivers
L_0x7f38a6a72de0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555568a39e00_0 .net/2u *"_ivl_30", 6 0, L_0x7f38a6a72de0;  1 drivers
v0x555568a39ee0_0 .net *"_ivl_37", 0 0, L_0x5555690c6120;  1 drivers
v0x555568a3f600_0 .net *"_ivl_39", 0 0, L_0x5555690c6230;  1 drivers
v0x555568a3f6c0_0 .net *"_ivl_40", 0 0, L_0x5555690c6340;  1 drivers
v0x555568a3ca40_0 .net *"_ivl_45", 0 0, L_0x5555690c6510;  1 drivers
v0x555568a3cb00_0 .net *"_ivl_47", 0 0, L_0x5555690c65b0;  1 drivers
L_0x7f38a6a72e28 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555568a2e7c0_0 .net/2u *"_ivl_48", 6 0, L_0x7f38a6a72e28;  1 drivers
v0x555568a2e8a0_0 .net *"_ivl_50", 0 0, L_0x5555690c6670;  1 drivers
v0x555568a33fc0_0 .net *"_ivl_53", 0 0, L_0x5555690c61c0;  1 drivers
L_0x7f38a6a72e70 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555568a34080_0 .net/2u *"_ivl_54", 6 0, L_0x7f38a6a72e70;  1 drivers
v0x555568a31400_0 .net *"_ivl_56", 0 0, L_0x5555690c6830;  1 drivers
v0x555568a314c0_0 .net *"_ivl_59", 0 0, L_0x5555690c6920;  1 drivers
L_0x7f38a6a72eb8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555568a23180_0 .net/2u *"_ivl_62", 6 0, L_0x7f38a6a72eb8;  1 drivers
v0x555568a23240_0 .net *"_ivl_64", 0 0, L_0x5555690c6bd0;  1 drivers
L_0x7f38a6a72f00 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555568a28980_0 .net/2u *"_ivl_66", 6 0, L_0x7f38a6a72f00;  1 drivers
v0x555568a28a40_0 .net *"_ivl_68", 0 0, L_0x5555690c6d50;  1 drivers
v0x555568a25dc0_0 .net *"_ivl_71", 0 0, L_0x5555690c6f50;  1 drivers
v0x555568a25e60_0 .net *"_ivl_72", 0 0, L_0x5555690c7060;  1 drivers
L_0x7f38a6a72f48 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555568a17c80_0 .net/2u *"_ivl_98", 6 0, L_0x7f38a6a72f48;  1 drivers
v0x555568a17d40_0 .net "actual_taken", 0 0, L_0x5555690c60b0;  1 drivers
v0x555568a1d510_0 .net "br_equal", 0 0, v0x555568ba47f0_0;  1 drivers
v0x555568a1d5b0_0 .net "br_less", 0 0, v0x555568ba1b90_0;  1 drivers
v0x555568a1a950_0 .net "br_un", 0 0, v0x555568ae2610_0;  1 drivers
v0x555568a1a9f0_0 .net "cout_dummy", 0 0, L_0x5555690c4f50;  1 drivers
v0x5555689fb4f0_0 .net "ctrl_pc_sel", 0 0, v0x555568ac94a0_0;  1 drivers
v0x5555689fb590_0 .net "ctrl_wb_sel", 1 0, L_0x5555690af1b0;  1 drivers
v0x5555689b5700_0 .net "final_target_pc", 31 0, L_0x5555690c5ee0;  1 drivers
v0x5555689b57e0_0 .net "funct3", 2 0, L_0x555569092a70;  1 drivers
v0x5555689d34a0_0 .net "funct7", 6 0, L_0x555569092b10;  1 drivers
v0x5555689d3560_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x5555689e1570_0 .net "i_ex_mem_alu_result", 31 0, v0x555568453a80_0;  alias, 1 drivers
v0x5555689e1630_0 .net "i_flush", 0 0, L_0x55556907dd40;  alias, 1 drivers
v0x5555689e77a0_0 .net "i_forward_a_sel", 1 0, v0x555568968800_0;  alias, 1 drivers
v0x5555689e7860_0 .net "i_forward_b_sel", 1 0, v0x555568968f70_0;  alias, 1 drivers
v0x5555689e98e0_0 .net "i_instr", 31 0, v0x555568cbe9e0_0;  alias, 1 drivers
v0x5555689e9980_0 .net "i_pc", 31 0, v0x555568cbe780_0;  alias, 1 drivers
v0x5555689e3720_0 .net "i_pred_taken", 0 0, v0x555568cbe510_0;  alias, 1 drivers
v0x5555689e37c0_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x5555689d9740_0 .net "i_stall", 0 0, L_0x55556907dcd0;  alias, 1 drivers
v0x5555689d97e0_0 .net "i_wb_rd", 4 0, v0x555568c86500_0;  alias, 1 drivers
v0x5555689db880_0 .net "i_wb_reg_write", 0 0, v0x555568c91210_0;  alias, 1 drivers
v0x5555689db920_0 .net "i_wb_write_data", 31 0, L_0x55556911e450;  alias, 1 drivers
v0x5555689d56c0_0 .net "imm", 31 0, v0x555568c7cd60_0;  1 drivers
v0x5555689d57b0_0 .net "is_cond_branch", 0 0, L_0x5555690c5f80;  1 drivers
v0x5555689c37d0_0 .net "jalr_target_pc", 31 0, L_0x5555690c5d30;  1 drivers
v0x5555689c3890_0 .var "mispredict", 0 0;
v0x5555689c9a00_0 .net "o_btb_update", 0 0, L_0x5555690c70d0;  alias, 1 drivers
v0x5555689c9aa0_0 .net "o_btb_update_pc", 31 0, L_0x5555690c7200;  alias, 1 drivers
v0x5555689cbb40_0 .net "o_btb_update_target", 31 0, L_0x5555690c7300;  alias, 1 drivers
v0x5555689cbc00_0 .net "o_ctrl_alu_op", 3 0, v0x555568b7e240_0;  alias, 1 drivers
v0x5555689c5980_0 .net "o_ctrl_branch", 0 0, L_0x5555690c7b50;  alias, 1 drivers
v0x5555689c5a20_0 .net "o_ctrl_bubble", 0 0, L_0x5555690c7660;  alias, 1 drivers
v0x5555689bb9a0_0 .net "o_ctrl_funct3", 2 0, L_0x5555690c8220;  alias, 1 drivers
v0x5555689bba40_0 .net "o_ctrl_jump", 0 0, L_0x5555690c7ea0;  alias, 1 drivers
v0x5555689bdae0_0 .net "o_ctrl_kill", 0 0, L_0x5555690c79a0;  alias, 1 drivers
v0x5555689bdb80_0 .net "o_ctrl_mem_read", 0 0, L_0x5555690c8130;  alias, 1 drivers
v0x5555689b7920_0 .net "o_ctrl_mem_write", 0 0, L_0x5555690aea60;  alias, 1 drivers
v0x5555689b79c0_0 .net "o_ctrl_mispred", 0 0, L_0x5555690c8070;  alias, 1 drivers
v0x555568995cf0_0 .net "o_ctrl_op_a_sel", 1 0, L_0x5555690af680;  alias, 1 drivers
v0x555568995d90_0 .net "o_ctrl_op_b_sel", 0 0, L_0x5555690af070;  alias, 1 drivers
v0x5555689a3dc0_0 .net "o_ctrl_valid", 0 0, L_0x5555690b1010;  alias, 1 drivers
v0x5555689a3eb0_0 .net "o_ctrl_wb_en", 0 0, L_0x5555690ae950;  alias, 1 drivers
v0x5555689a9ff0_0 .net "o_imm", 31 0, L_0x5555690c75f0;  alias, 1 drivers
v0x5555689aa090_0 .net "o_is_branch", 0 0, L_0x5555690c9410;  alias, 1 drivers
v0x5555689ac130_0 .net "o_is_jump", 0 0, L_0x5555690c98f0;  alias, 1 drivers
v0x5555689ac1d0_0 .net "o_pc", 31 0, L_0x5555690c7190;  alias, 1 drivers
v0x5555689a5f70_0 .net "o_rd", 4 0, L_0x5555690c7890;  alias, 1 drivers
v0x5555689a6010_0 .var "o_redirect_pc", 31 0;
v0x55556899bf90_0 .net "o_redirect_valid", 0 0, L_0x5555690c6a80;  alias, 1 drivers
v0x55556899c030_0 .net "o_rs1", 4 0, L_0x5555690c7700;  alias, 1 drivers
v0x55556899e0d0_0 .net "o_rs1_val", 31 0, L_0x5555690c73f0;  alias, 1 drivers
v0x55556899e1a0_0 .net "o_rs2", 4 0, L_0x5555690c7770;  alias, 1 drivers
v0x555568997f10_0 .net "o_rs2_val", 31 0, L_0x5555690c74f0;  alias, 1 drivers
v0x555568997fb0_0 .net "o_use_rs1", 0 0, L_0x5555690c8940;  alias, 1 drivers
v0x555568986020_0 .net "o_use_rs2", 0 0, L_0x5555690c9210;  alias, 1 drivers
v0x5555689860c0_0 .net "opcode", 6 0, L_0x5555690929d0;  1 drivers
v0x55556898c250_0 .net "rd", 4 0, L_0x555569092ea0;  1 drivers
v0x55556898c2f0_0 .net "rs1", 4 0, L_0x555569092bb0;  1 drivers
v0x55556898e390_0 .var "rs1_data_fwd", 31 0;
v0x55556898e430_0 .net "rs1_data_rf", 31 0, L_0x555569093310;  1 drivers
v0x5555689881d0_0 .net "rs2", 4 0, L_0x555569092db0;  1 drivers
v0x555568988270_0 .var "rs2_data_fwd", 31 0;
v0x55556897e1f0_0 .net "rs2_data_rf", 31 0, L_0x5555690937b0;  1 drivers
v0x55556897e290_0 .net "s_is_mispredict", 0 0, L_0x5555690c6400;  1 drivers
v0x555568980330_0 .net "target_base", 31 0, L_0x5555690b3120;  1 drivers
v0x555568980420_0 .net "target_pc", 31 0, L_0x5555690c5a60;  1 drivers
E_0x555568f19740/0 .event anyedge, v0x555568ce1560_0, v0x5555689d57b0_0, v0x555568cbe510_0, v0x555568a17d40_0;
E_0x555568f19740/1 .event anyedge, v0x5555689b5700_0, v0x555568cbe780_0, v0x5555689860c0_0;
E_0x555568f19740 .event/or E_0x555568f19740/0, E_0x555568f19740/1;
E_0x555568b7b930/0 .event anyedge, v0x555568968800_0, v0x555568deb070_0, v0x555568bd7980_0, v0x555568453a80_0;
E_0x555568b7b930/1 .event anyedge, v0x555568968f70_0, v0x555568deb130_0;
E_0x555568b7b930 .event/or E_0x555568b7b930/0, E_0x555568b7b930/1;
L_0x5555690929d0 .part v0x555568cbe9e0_0, 0, 7;
L_0x555569092a70 .part v0x555568cbe9e0_0, 12, 3;
L_0x555569092b10 .part v0x555568cbe9e0_0, 25, 7;
L_0x555569092bb0 .part v0x555568cbe9e0_0, 15, 5;
L_0x555569092db0 .part v0x555568cbe9e0_0, 20, 5;
L_0x555569092ea0 .part v0x555568cbe9e0_0, 7, 5;
L_0x5555690b2fe0 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72cc0;
L_0x5555690b3120 .functor MUXZ 32, v0x555568cbe780_0, v0x55556898e390_0, L_0x5555690b2fe0, C4<>;
L_0x5555690c5df0 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72d98;
L_0x5555690c5ee0 .functor MUXZ 32, L_0x5555690c5a60, L_0x5555690c5d30, L_0x5555690c5df0, C4<>;
L_0x5555690c5f80 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72de0;
L_0x5555690c6120 .reduce/nor L_0x55556907dcd0;
L_0x5555690c6510 .reduce/nor L_0x55556907dcd0;
L_0x5555690c6670 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72e28;
L_0x5555690c6830 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72e70;
L_0x5555690c6bd0 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72eb8;
L_0x5555690c6d50 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72f00;
L_0x5555690c7660 .reduce/nor L_0x5555690b1010;
L_0x5555690c79a0 .reduce/nor L_0x5555690b1010;
L_0x5555690c7b50 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72f48;
L_0x5555690c7900 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72f90;
L_0x5555690c7cf0 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a72fd8;
L_0x5555690c8130 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a73020;
L_0x5555690c83b0 .cmp/ne 7, L_0x5555690929d0, L_0x7f38a6a73068;
L_0x5555690c8570 .cmp/ne 7, L_0x5555690929d0, L_0x7f38a6a730b0;
L_0x5555690c8770 .cmp/ne 7, L_0x5555690929d0, L_0x7f38a6a730f8;
L_0x5555690c8b30 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a73140;
L_0x5555690c8e30 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a73188;
L_0x5555690c9120 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a731d0;
L_0x5555690c9410 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a73218;
L_0x5555690c9600 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a73260;
L_0x5555690c96f0 .cmp/eq 7, L_0x5555690929d0, L_0x7f38a6a732a8;
S_0x555568a5f360 .scope module, "br_cmp" "brc" 24 114, 25 7 0, S_0x555568a7c110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rs1_data";
    .port_info 1 /INPUT 32 "i_rs2_data";
    .port_info 2 /INPUT 1 "i_br_un";
    .port_info 3 /OUTPUT 1 "o_br_less";
    .port_info 4 /OUTPUT 1 "o_br_equal";
L_0x555569095570 .functor AND 1, L_0x5555690a1160, L_0x5555690ad1e0, C4<1>, C4<1>;
L_0x555569095660 .functor AND 1, L_0x5555690a1160, L_0x5555690ad470, C4<1>, C4<1>;
L_0x555569095720 .functor OR 1, L_0x555569095660, L_0x5555690a1480, C4<0>, C4<0>;
v0x555568bbb0f0_0 .net *"_ivl_2", 0 0, L_0x555569095660;  1 drivers
v0x555568bb8530_0 .net "eq_high", 0 0, L_0x5555690a1160;  1 drivers
v0x555568bb8620_0 .net "eq_low", 0 0, L_0x5555690ad1e0;  1 drivers
v0x555568bb24c0_0 .net "eq_mag", 0 0, L_0x555569095570;  1 drivers
v0x555568bb2560_0 .net "gt_high", 0 0, L_0x5555690a1680;  1 drivers
v0x555568bafab0_0 .net "gt_low", 0 0, L_0x5555690ad700;  1 drivers
v0x555568bafb80_0 .net "i_br_un", 0 0, v0x555568ae2610_0;  alias, 1 drivers
v0x555568bacef0_0 .net "i_rs1_data", 31 0, v0x55556898e390_0;  1 drivers
v0x555568bacf90_0 .net "i_rs2_data", 31 0, v0x555568988270_0;  1 drivers
v0x555568ba7160_0 .net "lt_high", 0 0, L_0x5555690a1480;  1 drivers
v0x555568ba7230_0 .net "lt_low", 0 0, L_0x5555690ad470;  1 drivers
v0x555568ba4750_0 .net "lt_mag", 0 0, L_0x555569095720;  1 drivers
v0x555568ba47f0_0 .var "o_br_equal", 0 0;
v0x555568ba1b90_0 .var "o_br_less", 0 0;
E_0x555568b82a40/0 .event anyedge, v0x555568bb24c0_0, v0x555568bafb80_0, v0x555568ba4750_0, v0x555568bacef0_0;
E_0x555568b82a40/1 .event anyedge, v0x555568bacf90_0;
E_0x555568b82a40 .event/or E_0x555568b82a40/0, E_0x555568b82a40/1;
L_0x5555690a16f0 .part v0x55556898e390_0, 16, 16;
L_0x5555690a1790 .part v0x555568988270_0, 16, 16;
L_0x5555690ad770 .part v0x55556898e390_0, 0, 16;
L_0x5555690ad810 .part v0x555568988270_0, 0, 16;
S_0x555568a61f20 .scope module, "com16bit_high" "comparator_16bit" 25 42, 25 151 0, S_0x555568a5f360;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a1160 .functor AND 1, L_0x55556909af00, L_0x5555690a0b10, C4<1>, C4<1>;
L_0x5555690a1380 .functor AND 1, L_0x55556909af00, L_0x5555690a0df0, C4<1>, C4<1>;
L_0x5555690a1480 .functor OR 1, L_0x5555690a1380, L_0x55556909b1e0, C4<0>, C4<0>;
L_0x5555690a1580 .functor OR 1, L_0x5555690a1160, L_0x5555690a1480, C4<0>, C4<0>;
L_0x5555690a1680 .functor NOT 1, L_0x5555690a1580, C4<0>, C4<0>, C4<0>;
v0x555568aa9280_0 .net "Ehigh", 0 0, L_0x55556909af00;  1 drivers
v0x555568aa9340_0 .net "Elow", 0 0, L_0x5555690a0b10;  1 drivers
v0x555568aa6eb0_0 .net "Lhigh", 0 0, L_0x55556909b1e0;  1 drivers
v0x555568a9b080_0 .net "Llow", 0 0, L_0x5555690a0df0;  1 drivers
v0x555568a9b150_0 .net *"_ivl_10", 0 0, L_0x5555690a1380;  1 drivers
v0x555568a99220_0 .net *"_ivl_14", 0 0, L_0x5555690a1580;  1 drivers
v0x555568a992c0_0 .net "i_src_a", 15 0, L_0x5555690a16f0;  1 drivers
v0x555568aa0e40_0 .net "i_src_b", 15 0, L_0x5555690a1790;  1 drivers
v0x555568aa06a0_0 .net "o_eq", 0 0, L_0x5555690a1160;  alias, 1 drivers
v0x555568aa0760_0 .net "o_gt", 0 0, L_0x5555690a1680;  alias, 1 drivers
v0x555568a98bc0_0 .net "o_lt", 0 0, L_0x5555690a1480;  alias, 1 drivers
L_0x55556909b3c0 .part L_0x5555690a16f0, 8, 8;
L_0x55556909b460 .part L_0x5555690a1790, 8, 8;
L_0x5555690a0fd0 .part L_0x5555690a16f0, 0, 8;
L_0x5555690a1070 .part L_0x5555690a1790, 0, 8;
S_0x555568a64930 .scope module, "com8bit_high" "comparator_8bit" 25 162, 25 128 0, S_0x555568a61f20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909af00 .functor AND 1, L_0x555569097d40, L_0x55556909a8b0, C4<1>, C4<1>;
L_0x55556909b0e0 .functor AND 1, L_0x555569097d40, L_0x55556909ab90, C4<1>, C4<1>;
L_0x55556909b1e0 .functor OR 1, L_0x55556909b0e0, L_0x555569098020, C4<0>, C4<0>;
L_0x55556909b2e0 .functor OR 1, L_0x55556909af00, L_0x55556909b1e0, C4<0>, C4<0>;
L_0x55556909b350 .functor NOT 1, L_0x55556909b2e0, C4<0>, C4<0>, C4<0>;
v0x555568b74d70_0 .net "Ehigh", 0 0, L_0x555569097d40;  1 drivers
v0x555568b74e30_0 .net "Elow", 0 0, L_0x55556909a8b0;  1 drivers
v0x555568b729a0_0 .net "Lhigh", 0 0, L_0x555569098020;  1 drivers
v0x555568b66b70_0 .net "Llow", 0 0, L_0x55556909ab90;  1 drivers
v0x555568b66c40_0 .net *"_ivl_10", 0 0, L_0x55556909b0e0;  1 drivers
v0x555568b64d10_0 .net *"_ivl_14", 0 0, L_0x55556909b2e0;  1 drivers
v0x555568b64db0_0 .net "i_src_a", 7 0, L_0x55556909b3c0;  1 drivers
v0x555568b6c930_0 .net "i_src_b", 7 0, L_0x55556909b460;  1 drivers
v0x555568b6c190_0 .net "o_eq", 0 0, L_0x55556909af00;  alias, 1 drivers
v0x555568b6c250_0 .net "o_gt", 0 0, L_0x55556909b350;  1 drivers
v0x555568b646b0_0 .net "o_lt", 0 0, L_0x55556909b1e0;  alias, 1 drivers
L_0x555569098200 .part L_0x55556909b3c0, 4, 4;
L_0x5555690982a0 .part L_0x55556909b460, 4, 4;
L_0x55556909ad70 .part L_0x55556909b3c0, 0, 4;
L_0x55556909ae10 .part L_0x55556909b460, 0, 4;
S_0x555568a6a3a0 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x555568a64930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569097d40 .functor AND 1, L_0x555569096510, L_0x5555690976f0, C4<1>, C4<1>;
L_0x555569097f20 .functor AND 1, L_0x555569096510, L_0x5555690979d0, C4<1>, C4<1>;
L_0x555569098020 .functor OR 1, L_0x555569097f20, L_0x555569096760, C4<0>, C4<0>;
L_0x555569098120 .functor OR 1, L_0x555569097d40, L_0x555569098020, C4<0>, C4<0>;
L_0x555569098190 .functor NOT 1, L_0x555569098120, C4<0>, C4<0>, C4<0>;
v0x555568b8f880_0 .net "Ehigh", 0 0, L_0x555569096510;  1 drivers
v0x555568b8f940_0 .net "Elow", 0 0, L_0x5555690976f0;  1 drivers
v0x555568b8f620_0 .net "Lhigh", 0 0, L_0x555569096760;  1 drivers
v0x555568b4b840_0 .net "Llow", 0 0, L_0x5555690979d0;  1 drivers
v0x555568b4b910_0 .net *"_ivl_10", 0 0, L_0x555569097f20;  1 drivers
v0x555568b8f450_0 .net *"_ivl_14", 0 0, L_0x555569098120;  1 drivers
v0x555568b8f4f0_0 .net "i_src_a", 3 0, L_0x555569098200;  1 drivers
v0x555568b84740_0 .net "i_src_b", 3 0, L_0x5555690982a0;  1 drivers
v0x555568b84240_0 .net "o_eq", 0 0, L_0x555569097d40;  alias, 1 drivers
v0x555568b84300_0 .net "o_gt", 0 0, L_0x555569098190;  1 drivers
v0x555568b83fe0_0 .net "o_lt", 0 0, L_0x555569098020;  alias, 1 drivers
L_0x555569096940 .part L_0x555569098200, 2, 2;
L_0x5555690969e0 .part L_0x5555690982a0, 2, 2;
L_0x555569097bb0 .part L_0x555569098200, 0, 2;
L_0x555569097c50 .part L_0x5555690982a0, 0, 2;
S_0x555568a6cf60 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568a6a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569096510 .functor AND 1, L_0x555569095900, L_0x555569095ea0, C4<1>, C4<1>;
L_0x555569096660 .functor AND 1, L_0x555569095900, L_0x555569096070, C4<1>, C4<1>;
L_0x555569096760 .functor OR 1, L_0x555569096660, L_0x555569095ad0, C4<0>, C4<0>;
L_0x555569096860 .functor OR 1, L_0x555569096510, L_0x555569096760, C4<0>, C4<0>;
L_0x5555690968d0 .functor NOT 1, L_0x555569096860, C4<0>, C4<0>, C4<0>;
v0x555568bb5620_0 .net "Ehigh", 0 0, L_0x555569095900;  1 drivers
v0x555568bbae90_0 .net "Elow", 0 0, L_0x555569095ea0;  1 drivers
v0x555568bbaf60_0 .net "Lhigh", 0 0, L_0x555569095ad0;  1 drivers
v0x555568bba6a0_0 .net "Llow", 0 0, L_0x555569096070;  1 drivers
v0x555568bba770_0 .net *"_ivl_10", 0 0, L_0x555569096660;  1 drivers
v0x555568bb82d0_0 .net *"_ivl_14", 0 0, L_0x555569096860;  1 drivers
v0x555568bb8370_0 .net "i_src_a", 1 0, L_0x555569096940;  1 drivers
v0x555568bac4a0_0 .net "i_src_b", 1 0, L_0x5555690969e0;  1 drivers
v0x555568baa640_0 .net "o_eq", 0 0, L_0x555569096510;  alias, 1 drivers
v0x555568baa700_0 .net "o_gt", 0 0, L_0x5555690968d0;  1 drivers
v0x555568bb2260_0 .net "o_lt", 0 0, L_0x555569096760;  alias, 1 drivers
L_0x555569094350 .part L_0x555569096940, 1, 1;
L_0x555569095d90 .part L_0x5555690969e0, 1, 1;
L_0x555569096330 .part L_0x555569096940, 0, 1;
L_0x555569096420 .part L_0x5555690969e0, 0, 1;
S_0x555568a6f970 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568a6cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569095860 .functor XOR 1, L_0x555569094350, L_0x555569095d90, C4<0>, C4<0>;
L_0x555569095900 .functor NOT 1, L_0x555569095860, C4<0>, C4<0>, C4<0>;
L_0x555569095a10 .functor NOT 1, L_0x555569094350, C4<0>, C4<0>, C4<0>;
L_0x555569095ad0 .functor AND 1, L_0x555569095a10, L_0x555569095d90, C4<1>, C4<1>;
L_0x555569095c60 .functor OR 1, L_0x555569095900, L_0x555569095ad0, C4<0>, C4<0>;
L_0x555569095cd0 .functor NOT 1, L_0x555569095c60, C4<0>, C4<0>, C4<0>;
v0x555568bc31d0_0 .net *"_ivl_0", 0 0, L_0x555569095860;  1 drivers
v0x555568bc12c0_0 .net *"_ivl_4", 0 0, L_0x555569095a10;  1 drivers
v0x555568bc8ee0_0 .net *"_ivl_8", 0 0, L_0x555569095c60;  1 drivers
v0x555568bc8740_0 .net "i_src_a", 0 0, L_0x555569094350;  1 drivers
v0x555568bc8800_0 .net "i_src_b", 0 0, L_0x555569095d90;  1 drivers
v0x555568bc0c60_0 .net "o_eq", 0 0, L_0x555569095900;  alias, 1 drivers
v0x555568bc0d00_0 .net "o_gt", 0 0, L_0x555569095cd0;  1 drivers
v0x555568bc64d0_0 .net "o_lt", 0 0, L_0x555569095ad0;  alias, 1 drivers
S_0x555568a7a0f0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568a6cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569095e30 .functor XOR 1, L_0x555569096330, L_0x555569096420, C4<0>, C4<0>;
L_0x555569095ea0 .functor NOT 1, L_0x555569095e30, C4<0>, C4<0>, C4<0>;
L_0x555569095fb0 .functor NOT 1, L_0x555569096330, C4<0>, C4<0>, C4<0>;
L_0x555569096070 .functor AND 1, L_0x555569095fb0, L_0x555569096420, C4<1>, C4<1>;
L_0x555569096200 .functor OR 1, L_0x555569095ea0, L_0x555569096070, C4<0>, C4<0>;
L_0x555569096270 .functor NOT 1, L_0x555569096200, C4<0>, C4<0>, C4<0>;
v0x555568bc5d90_0 .net *"_ivl_0", 0 0, L_0x555569095e30;  1 drivers
v0x555568bc3910_0 .net *"_ivl_4", 0 0, L_0x555569095fb0;  1 drivers
v0x555568bb7ae0_0 .net *"_ivl_8", 0 0, L_0x555569096200;  1 drivers
v0x555568bb5c80_0 .net "i_src_a", 0 0, L_0x555569096330;  1 drivers
v0x555568bb5d40_0 .net "i_src_b", 0 0, L_0x555569096420;  1 drivers
v0x555568bbd8a0_0 .net "o_eq", 0 0, L_0x555569095ea0;  alias, 1 drivers
v0x555568bbd940_0 .net "o_gt", 0 0, L_0x555569096270;  1 drivers
v0x555568bbd100_0 .net "o_lt", 0 0, L_0x555569096070;  alias, 1 drivers
S_0x555568a592f0 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568a6a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690976f0 .functor AND 1, L_0x555569096af0, L_0x5555690970b0, C4<1>, C4<1>;
L_0x5555690978d0 .functor AND 1, L_0x555569096af0, L_0x555569097280, C4<1>, C4<1>;
L_0x5555690979d0 .functor OR 1, L_0x5555690978d0, L_0x555569096c70, C4<0>, C4<0>;
L_0x555569097ad0 .functor OR 1, L_0x5555690976f0, L_0x5555690979d0, C4<0>, C4<0>;
L_0x555569097b40 .functor NOT 1, L_0x555569097ad0, C4<0>, C4<0>, C4<0>;
v0x555568ba3d00_0 .net "Ehigh", 0 0, L_0x555569096af0;  1 drivers
v0x555568ba3dc0_0 .net "Elow", 0 0, L_0x5555690970b0;  1 drivers
v0x555568ba1930_0 .net "Lhigh", 0 0, L_0x555569096c70;  1 drivers
v0x555568b56510_0 .net "Llow", 0 0, L_0x555569097280;  1 drivers
v0x555568b565e0_0 .net *"_ivl_10", 0 0, L_0x5555690978d0;  1 drivers
v0x555568b9a8c0_0 .net *"_ivl_14", 0 0, L_0x555569097ad0;  1 drivers
v0x555568b9a960_0 .net "i_src_a", 1 0, L_0x555569097bb0;  1 drivers
v0x555568b9a660_0 .net "i_src_b", 1 0, L_0x555569097c50;  1 drivers
v0x555568b9a490_0 .net "o_eq", 0 0, L_0x5555690976f0;  alias, 1 drivers
v0x555568b9a550_0 .net "o_gt", 0 0, L_0x555569097b40;  1 drivers
v0x555568b8fd80_0 .net "o_lt", 0 0, L_0x5555690979d0;  alias, 1 drivers
L_0x555569096f00 .part L_0x555569097bb0, 1, 1;
L_0x555569096fa0 .part L_0x555569097c50, 1, 1;
L_0x555569097510 .part L_0x555569097bb0, 0, 1;
L_0x555569097600 .part L_0x555569097c50, 0, 1;
S_0x555568a3fc60 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568a592f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569096a80 .functor XOR 1, L_0x555569096f00, L_0x555569096fa0, C4<0>, C4<0>;
L_0x555569096af0 .functor NOT 1, L_0x555569096a80, C4<0>, C4<0>, C4<0>;
L_0x555569096bb0 .functor NOT 1, L_0x555569096f00, C4<0>, C4<0>, C4<0>;
L_0x555569096c70 .functor AND 1, L_0x555569096bb0, L_0x555569096fa0, C4<1>, C4<1>;
L_0x555569096dd0 .functor OR 1, L_0x555569096af0, L_0x555569096c70, C4<0>, C4<0>;
L_0x555569096e40 .functor NOT 1, L_0x555569096dd0, C4<0>, C4<0>, C4<0>;
v0x555568baa090_0 .net *"_ivl_0", 0 0, L_0x555569096a80;  1 drivers
v0x555568baf850_0 .net *"_ivl_4", 0 0, L_0x555569096bb0;  1 drivers
v0x555568baf910_0 .net *"_ivl_8", 0 0, L_0x555569096dd0;  1 drivers
v0x555568baf060_0 .net "i_src_a", 0 0, L_0x555569096f00;  1 drivers
v0x555568baf100_0 .net "i_src_b", 0 0, L_0x555569096fa0;  1 drivers
v0x555568bacc90_0 .net "o_eq", 0 0, L_0x555569096af0;  alias, 1 drivers
v0x555568bacd50_0 .net "o_gt", 0 0, L_0x555569096e40;  1 drivers
v0x555568ba1140_0 .net "o_lt", 0 0, L_0x555569096c70;  alias, 1 drivers
S_0x555568a42670 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568a592f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569097040 .functor XOR 1, L_0x555569097510, L_0x555569097600, C4<0>, C4<0>;
L_0x5555690970b0 .functor NOT 1, L_0x555569097040, C4<0>, C4<0>, C4<0>;
L_0x5555690971c0 .functor NOT 1, L_0x555569097510, C4<0>, C4<0>, C4<0>;
L_0x555569097280 .functor AND 1, L_0x5555690971c0, L_0x555569097600, C4<1>, C4<1>;
L_0x5555690973e0 .functor OR 1, L_0x5555690970b0, L_0x555569097280, C4<0>, C4<0>;
L_0x555569097450 .functor NOT 1, L_0x5555690973e0, C4<0>, C4<0>, C4<0>;
v0x555568b9f390_0 .net *"_ivl_0", 0 0, L_0x555569097040;  1 drivers
v0x555568ba6f00_0 .net *"_ivl_4", 0 0, L_0x5555690971c0;  1 drivers
v0x555568ba6b00_0 .net *"_ivl_8", 0 0, L_0x5555690973e0;  1 drivers
v0x555568ba6760_0 .net "i_src_a", 0 0, L_0x555569097510;  1 drivers
v0x555568ba6820_0 .net "i_src_b", 0 0, L_0x555569097600;  1 drivers
v0x555568b9ec80_0 .net "o_eq", 0 0, L_0x5555690970b0;  alias, 1 drivers
v0x555568b9ed20_0 .net "o_gt", 0 0, L_0x555569097450;  1 drivers
v0x555568ba44f0_0 .net "o_lt", 0 0, L_0x555569097280;  alias, 1 drivers
S_0x555568a486e0 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x555568a64930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909a8b0 .functor AND 1, L_0x555569098fb0, L_0x55556909a260, C4<1>, C4<1>;
L_0x55556909aa90 .functor AND 1, L_0x555569098fb0, L_0x55556909a540, C4<1>, C4<1>;
L_0x55556909ab90 .functor OR 1, L_0x55556909aa90, L_0x555569099290, C4<0>, C4<0>;
L_0x55556909ac90 .functor OR 1, L_0x55556909a8b0, L_0x55556909ab90, C4<0>, C4<0>;
L_0x55556909ad00 .functor NOT 1, L_0x55556909ac90, C4<0>, C4<0>, C4<0>;
v0x555568b7dfe0_0 .net "Ehigh", 0 0, L_0x555569098fb0;  1 drivers
v0x555568b7e0a0_0 .net "Elow", 0 0, L_0x55556909a260;  1 drivers
v0x555568b721b0_0 .net "Lhigh", 0 0, L_0x555569099290;  1 drivers
v0x555568b70350_0 .net "Llow", 0 0, L_0x55556909a540;  1 drivers
v0x555568b70420_0 .net *"_ivl_10", 0 0, L_0x55556909aa90;  1 drivers
v0x555568b77f70_0 .net *"_ivl_14", 0 0, L_0x55556909ac90;  1 drivers
v0x555568b78010_0 .net "i_src_a", 3 0, L_0x55556909ad70;  1 drivers
v0x555568b777d0_0 .net "i_src_b", 3 0, L_0x55556909ae10;  1 drivers
v0x555568b6fcf0_0 .net "o_eq", 0 0, L_0x55556909a8b0;  alias, 1 drivers
v0x555568b6fdb0_0 .net "o_gt", 0 0, L_0x55556909ad00;  1 drivers
v0x555568b75560_0 .net "o_lt", 0 0, L_0x55556909ab90;  alias, 1 drivers
L_0x555569099470 .part L_0x55556909ad70, 2, 2;
L_0x555569099510 .part L_0x55556909ae10, 2, 2;
L_0x55556909a720 .part L_0x55556909ad70, 0, 2;
L_0x55556909a7c0 .part L_0x55556909ae10, 0, 2;
S_0x555568a4b2a0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568a486e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569098fb0 .functor AND 1, L_0x5555690983b0, L_0x555569098970, C4<1>, C4<1>;
L_0x555569099190 .functor AND 1, L_0x5555690983b0, L_0x555569098b40, C4<1>, C4<1>;
L_0x555569099290 .functor OR 1, L_0x555569099190, L_0x555569098530, C4<0>, C4<0>;
L_0x555569099390 .functor OR 1, L_0x555569098fb0, L_0x555569099290, C4<0>, C4<0>;
L_0x555569099400 .functor NOT 1, L_0x555569099390, C4<0>, C4<0>, C4<0>;
v0x555568b56e40_0 .net "Ehigh", 0 0, L_0x5555690983b0;  1 drivers
v0x555568b56940_0 .net "Elow", 0 0, L_0x555569098970;  1 drivers
v0x555568b56a10_0 .net "Lhigh", 0 0, L_0x555569098530;  1 drivers
v0x555568b566e0_0 .net "Llow", 0 0, L_0x555569098b40;  1 drivers
v0x555568b567b0_0 .net *"_ivl_10", 0 0, L_0x555569099190;  1 drivers
v0x555568b93e70_0 .net *"_ivl_14", 0 0, L_0x555569099390;  1 drivers
v0x555568b93f10_0 .net "i_src_a", 1 0, L_0x555569099470;  1 drivers
v0x555568b92100_0 .net "i_src_b", 1 0, L_0x555569099510;  1 drivers
v0x555568b99c30_0 .net "o_eq", 0 0, L_0x555569098fb0;  alias, 1 drivers
v0x555568b99cf0_0 .net "o_gt", 0 0, L_0x555569099400;  1 drivers
v0x555568b99490_0 .net "o_lt", 0 0, L_0x555569099290;  alias, 1 drivers
L_0x5555690987c0 .part L_0x555569099470, 1, 1;
L_0x555569098860 .part L_0x555569099510, 1, 1;
L_0x555569098dd0 .part L_0x555569099470, 0, 1;
L_0x555569098ec0 .part L_0x555569099510, 0, 1;
S_0x555568a4dcb0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568a4b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569098340 .functor XOR 1, L_0x5555690987c0, L_0x555569098860, C4<0>, C4<0>;
L_0x5555690983b0 .functor NOT 1, L_0x555569098340, C4<0>, C4<0>, C4<0>;
L_0x555569098470 .functor NOT 1, L_0x5555690987c0, C4<0>, C4<0>, C4<0>;
L_0x555569098530 .functor AND 1, L_0x555569098470, L_0x555569098860, C4<1>, C4<1>;
L_0x555569098690 .functor OR 1, L_0x5555690983b0, L_0x555569098530, C4<0>, C4<0>;
L_0x555569098700 .functor NOT 1, L_0x555569098690, C4<0>, C4<0>, C4<0>;
v0x555568b78cb0_0 .net *"_ivl_0", 0 0, L_0x555569098340;  1 drivers
v0x555568b789a0_0 .net *"_ivl_4", 0 0, L_0x555569098470;  1 drivers
v0x555568b787d0_0 .net *"_ivl_8", 0 0, L_0x555569098690;  1 drivers
v0x555568b6dac0_0 .net "i_src_a", 0 0, L_0x5555690987c0;  1 drivers
v0x555568b6db80_0 .net "i_src_b", 0 0, L_0x555569098860;  1 drivers
v0x555568b6d5c0_0 .net "o_eq", 0 0, L_0x5555690983b0;  alias, 1 drivers
v0x555568b6d660_0 .net "o_gt", 0 0, L_0x555569098700;  1 drivers
v0x555568b6d360_0 .net "o_lt", 0 0, L_0x555569098530;  alias, 1 drivers
S_0x555568a53d20 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568a4b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569098900 .functor XOR 1, L_0x555569098dd0, L_0x555569098ec0, C4<0>, C4<0>;
L_0x555569098970 .functor NOT 1, L_0x555569098900, C4<0>, C4<0>, C4<0>;
L_0x555569098a80 .functor NOT 1, L_0x555569098dd0, C4<0>, C4<0>, C4<0>;
L_0x555569098b40 .functor AND 1, L_0x555569098a80, L_0x555569098ec0, C4<1>, C4<1>;
L_0x555569098ca0 .functor OR 1, L_0x555569098970, L_0x555569098b40, C4<0>, C4<0>;
L_0x555569098d10 .functor NOT 1, L_0x555569098ca0, C4<0>, C4<0>, C4<0>;
v0x555568b4b430_0 .net *"_ivl_0", 0 0, L_0x555569098900;  1 drivers
v0x555568b6d190_0 .net *"_ivl_4", 0 0, L_0x555569098a80;  1 drivers
v0x555568b62480_0 .net *"_ivl_8", 0 0, L_0x555569098ca0;  1 drivers
v0x555568b61f80_0 .net "i_src_a", 0 0, L_0x555569098dd0;  1 drivers
v0x555568b62040_0 .net "i_src_b", 0 0, L_0x555569098ec0;  1 drivers
v0x555568b61d20_0 .net "o_eq", 0 0, L_0x555569098970;  alias, 1 drivers
v0x555568b61dc0_0 .net "o_gt", 0 0, L_0x555569098d10;  1 drivers
v0x555568b61b50_0 .net "o_lt", 0 0, L_0x555569098b40;  alias, 1 drivers
S_0x555568a568e0 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568a486e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909a260 .functor AND 1, L_0x555569099620, L_0x555569099c20, C4<1>, C4<1>;
L_0x55556909a440 .functor AND 1, L_0x555569099620, L_0x555569099df0, C4<1>, C4<1>;
L_0x55556909a540 .functor OR 1, L_0x55556909a440, L_0x5555690997a0, C4<0>, C4<0>;
L_0x55556909a640 .functor OR 1, L_0x55556909a260, L_0x55556909a540, C4<0>, C4<0>;
L_0x55556909a6b0 .functor NOT 1, L_0x55556909a640, C4<0>, C4<0>, C4<0>;
v0x555568b7d7f0_0 .net "Ehigh", 0 0, L_0x555569099620;  1 drivers
v0x555568b7d8b0_0 .net "Elow", 0 0, L_0x555569099c20;  1 drivers
v0x555568b7b990_0 .net "Lhigh", 0 0, L_0x5555690997a0;  1 drivers
v0x555568b835b0_0 .net "Llow", 0 0, L_0x555569099df0;  1 drivers
v0x555568b83680_0 .net *"_ivl_10", 0 0, L_0x55556909a440;  1 drivers
v0x555568b82e10_0 .net *"_ivl_14", 0 0, L_0x55556909a640;  1 drivers
v0x555568b82eb0_0 .net "i_src_a", 1 0, L_0x55556909a720;  1 drivers
v0x555568b7b330_0 .net "i_src_b", 1 0, L_0x55556909a7c0;  1 drivers
v0x555568b80ba0_0 .net "o_eq", 0 0, L_0x55556909a260;  alias, 1 drivers
v0x555568b80c60_0 .net "o_gt", 0 0, L_0x55556909a6b0;  1 drivers
v0x555568b803b0_0 .net "o_lt", 0 0, L_0x55556909a540;  alias, 1 drivers
L_0x555569099a70 .part L_0x55556909a720, 1, 1;
L_0x555569099b10 .part L_0x55556909a7c0, 1, 1;
L_0x55556909a080 .part L_0x55556909a720, 0, 1;
L_0x55556909a170 .part L_0x55556909a7c0, 0, 1;
S_0x555568a3d0a0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568a568e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690995b0 .functor XOR 1, L_0x555569099a70, L_0x555569099b10, C4<0>, C4<0>;
L_0x555569099620 .functor NOT 1, L_0x5555690995b0, C4<0>, C4<0>, C4<0>;
L_0x5555690996e0 .functor NOT 1, L_0x555569099a70, C4<0>, C4<0>, C4<0>;
L_0x5555690997a0 .functor AND 1, L_0x5555690996e0, L_0x555569099b10, C4<1>, C4<1>;
L_0x555569099900 .functor OR 1, L_0x555569099620, L_0x5555690997a0, C4<0>, C4<0>;
L_0x555569099970 .functor NOT 1, L_0x555569099900, C4<0>, C4<0>, C4<0>;
v0x555568b972d0_0 .net *"_ivl_0", 0 0, L_0x5555690995b0;  1 drivers
v0x555568b96a30_0 .net *"_ivl_4", 0 0, L_0x5555690996e0;  1 drivers
v0x555568b96af0_0 .net *"_ivl_8", 0 0, L_0x555569099900;  1 drivers
v0x555568b94660_0 .net "i_src_a", 0 0, L_0x555569099a70;  1 drivers
v0x555568b94700_0 .net "i_src_b", 0 0, L_0x555569099b10;  1 drivers
v0x555568b88e30_0 .net "o_eq", 0 0, L_0x555569099620;  alias, 1 drivers
v0x555568b88ef0_0 .net "o_gt", 0 0, L_0x555569099970;  1 drivers
v0x555568b86fd0_0 .net "o_lt", 0 0, L_0x5555690997a0;  alias, 1 drivers
S_0x555568a20580 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568a568e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569099bb0 .functor XOR 1, L_0x55556909a080, L_0x55556909a170, C4<0>, C4<0>;
L_0x555569099c20 .functor NOT 1, L_0x555569099bb0, C4<0>, C4<0>, C4<0>;
L_0x555569099d30 .functor NOT 1, L_0x55556909a080, C4<0>, C4<0>, C4<0>;
L_0x555569099df0 .functor AND 1, L_0x555569099d30, L_0x55556909a170, C4<1>, C4<1>;
L_0x555569099f50 .functor OR 1, L_0x555569099c20, L_0x555569099df0, C4<0>, C4<0>;
L_0x555569099fc0 .functor NOT 1, L_0x555569099f50, C4<0>, C4<0>, C4<0>;
v0x555568b8eca0_0 .net *"_ivl_0", 0 0, L_0x555569099bb0;  1 drivers
v0x555568b8e450_0 .net *"_ivl_4", 0 0, L_0x555569099d30;  1 drivers
v0x555568b86970_0 .net *"_ivl_8", 0 0, L_0x555569099f50;  1 drivers
v0x555568b8c1e0_0 .net "i_src_a", 0 0, L_0x55556909a080;  1 drivers
v0x555568b8c2a0_0 .net "i_src_b", 0 0, L_0x55556909a170;  1 drivers
v0x555568b8b9f0_0 .net "o_eq", 0 0, L_0x555569099c20;  alias, 1 drivers
v0x555568b8ba90_0 .net "o_gt", 0 0, L_0x555569099fc0;  1 drivers
v0x555568b89620_0 .net "o_lt", 0 0, L_0x555569099df0;  alias, 1 drivers
S_0x555568a26420 .scope module, "com8bit_low" "comparator_8bit" 25 164, 25 128 0, S_0x555568a61f20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a0b10 .functor AND 1, L_0x55556909d990, L_0x5555690a04c0, C4<1>, C4<1>;
L_0x5555690a0cf0 .functor AND 1, L_0x55556909d990, L_0x5555690a07a0, C4<1>, C4<1>;
L_0x5555690a0df0 .functor OR 1, L_0x5555690a0cf0, L_0x55556909dc70, C4<0>, C4<0>;
L_0x5555690a0ef0 .functor OR 1, L_0x5555690a0b10, L_0x5555690a0df0, C4<0>, C4<0>;
L_0x5555690a0f60 .functor NOT 1, L_0x5555690a0ef0, C4<0>, C4<0>, C4<0>;
v0x555568ab24f0_0 .net "Ehigh", 0 0, L_0x55556909d990;  1 drivers
v0x555568ab25b0_0 .net "Elow", 0 0, L_0x5555690a04c0;  1 drivers
v0x555568aa66c0_0 .net "Lhigh", 0 0, L_0x55556909dc70;  1 drivers
v0x555568aa4860_0 .net "Llow", 0 0, L_0x5555690a07a0;  1 drivers
v0x555568aa4930_0 .net *"_ivl_10", 0 0, L_0x5555690a0cf0;  1 drivers
v0x555568aac480_0 .net *"_ivl_14", 0 0, L_0x5555690a0ef0;  1 drivers
v0x555568aac520_0 .net "i_src_a", 7 0, L_0x5555690a0fd0;  1 drivers
v0x555568aabce0_0 .net "i_src_b", 7 0, L_0x5555690a1070;  1 drivers
v0x555568aa4200_0 .net "o_eq", 0 0, L_0x5555690a0b10;  alias, 1 drivers
v0x555568aa42c0_0 .net "o_gt", 0 0, L_0x5555690a0f60;  1 drivers
v0x555568aa9a70_0 .net "o_lt", 0 0, L_0x5555690a0df0;  alias, 1 drivers
L_0x55556909de50 .part L_0x5555690a0fd0, 4, 4;
L_0x55556909def0 .part L_0x5555690a1070, 4, 4;
L_0x5555690a0980 .part L_0x5555690a0fd0, 0, 4;
L_0x5555690a0a20 .part L_0x5555690a1070, 0, 4;
S_0x555568a28fe0 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x555568a26420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909d990 .functor AND 1, L_0x55556909c0d0, L_0x55556909d340, C4<1>, C4<1>;
L_0x55556909db70 .functor AND 1, L_0x55556909c0d0, L_0x55556909d620, C4<1>, C4<1>;
L_0x55556909dc70 .functor OR 1, L_0x55556909db70, L_0x55556909c3b0, C4<0>, C4<0>;
L_0x55556909dd70 .functor OR 1, L_0x55556909d990, L_0x55556909dc70, C4<0>, C4<0>;
L_0x55556909dde0 .functor NOT 1, L_0x55556909dd70, C4<0>, C4<0>, C4<0>;
v0x555568ac3d90_0 .net "Ehigh", 0 0, L_0x55556909c0d0;  1 drivers
v0x555568ac3e50_0 .net "Elow", 0 0, L_0x55556909d340;  1 drivers
v0x555568ac3b30_0 .net "Lhigh", 0 0, L_0x55556909c3b0;  1 drivers
v0x555568ac3960_0 .net "Llow", 0 0, L_0x55556909d620;  1 drivers
v0x555568ac3a30_0 .net *"_ivl_10", 0 0, L_0x55556909db70;  1 drivers
v0x555568ab8c50_0 .net *"_ivl_14", 0 0, L_0x55556909dd70;  1 drivers
v0x555568ab8cf0_0 .net "i_src_a", 3 0, L_0x55556909de50;  1 drivers
v0x555568ab8750_0 .net "i_src_b", 3 0, L_0x55556909def0;  1 drivers
v0x555568ab84f0_0 .net "o_eq", 0 0, L_0x55556909d990;  alias, 1 drivers
v0x555568ab85b0_0 .net "o_gt", 0 0, L_0x55556909dde0;  1 drivers
v0x555568a96510_0 .net "o_lt", 0 0, L_0x55556909dc70;  alias, 1 drivers
L_0x55556909c590 .part L_0x55556909de50, 2, 2;
L_0x55556909c630 .part L_0x55556909def0, 2, 2;
L_0x55556909d800 .part L_0x55556909de50, 0, 2;
L_0x55556909d8a0 .part L_0x55556909def0, 0, 2;
S_0x555568a2b9f0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568a28fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909c0d0 .functor AND 1, L_0x55556909b570, L_0x55556909bb30, C4<1>, C4<1>;
L_0x55556909c2b0 .functor AND 1, L_0x55556909b570, L_0x55556909bd00, C4<1>, C4<1>;
L_0x55556909c3b0 .functor OR 1, L_0x55556909c2b0, L_0x55556909b6f0, C4<0>, C4<0>;
L_0x55556909c4b0 .functor OR 1, L_0x55556909c0d0, L_0x55556909c3b0, C4<0>, C4<0>;
L_0x55556909c520 .functor NOT 1, L_0x55556909c4b0, C4<0>, C4<0>, C4<0>;
v0x555568b4da30_0 .net "Ehigh", 0 0, L_0x55556909b570;  1 drivers
v0x555568b4daf0_0 .net "Elow", 0 0, L_0x55556909bb30;  1 drivers
v0x555568b532a0_0 .net "Lhigh", 0 0, L_0x55556909b6f0;  1 drivers
v0x555568b52ab0_0 .net "Llow", 0 0, L_0x55556909bd00;  1 drivers
v0x555568b52b80_0 .net *"_ivl_10", 0 0, L_0x55556909c2b0;  1 drivers
v0x555568b506e0_0 .net *"_ivl_14", 0 0, L_0x55556909c4b0;  1 drivers
v0x555568b50780_0 .net "i_src_a", 1 0, L_0x55556909c590;  1 drivers
v0x555568b44b90_0 .net "i_src_b", 1 0, L_0x55556909c630;  1 drivers
v0x555568b42d80_0 .net "o_eq", 0 0, L_0x55556909c0d0;  alias, 1 drivers
v0x555568b42e40_0 .net "o_gt", 0 0, L_0x55556909c520;  1 drivers
v0x555568b4a950_0 .net "o_lt", 0 0, L_0x55556909c3b0;  alias, 1 drivers
L_0x55556909b980 .part L_0x55556909c590, 1, 1;
L_0x55556909ba20 .part L_0x55556909c630, 1, 1;
L_0x55556909bf90 .part L_0x55556909c590, 0, 1;
L_0x55556909c030 .part L_0x55556909c630, 0, 1;
S_0x555568a31a60 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568a2b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909b500 .functor XOR 1, L_0x55556909b980, L_0x55556909ba20, C4<0>, C4<0>;
L_0x55556909b570 .functor NOT 1, L_0x55556909b500, C4<0>, C4<0>, C4<0>;
L_0x55556909b630 .functor NOT 1, L_0x55556909b980, C4<0>, C4<0>, C4<0>;
L_0x55556909b6f0 .functor AND 1, L_0x55556909b630, L_0x55556909ba20, C4<1>, C4<1>;
L_0x55556909b850 .functor OR 1, L_0x55556909b570, L_0x55556909b6f0, C4<0>, C4<0>;
L_0x55556909b8c0 .functor NOT 1, L_0x55556909b850, C4<0>, C4<0>, C4<0>;
v0x555568b5b5e0_0 .net *"_ivl_0", 0 0, L_0x55556909b500;  1 drivers
v0x555568b596d0_0 .net *"_ivl_4", 0 0, L_0x55556909b630;  1 drivers
v0x555568b612f0_0 .net *"_ivl_8", 0 0, L_0x55556909b850;  1 drivers
v0x555568b60b50_0 .net "i_src_a", 0 0, L_0x55556909b980;  1 drivers
v0x555568b60c10_0 .net "i_src_b", 0 0, L_0x55556909ba20;  1 drivers
v0x555568b59070_0 .net "o_eq", 0 0, L_0x55556909b570;  alias, 1 drivers
v0x555568b59110_0 .net "o_gt", 0 0, L_0x55556909b8c0;  1 drivers
v0x555568b5e8e0_0 .net "o_lt", 0 0, L_0x55556909b6f0;  alias, 1 drivers
S_0x555568a34620 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568a2b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909bac0 .functor XOR 1, L_0x55556909bf90, L_0x55556909c030, C4<0>, C4<0>;
L_0x55556909bb30 .functor NOT 1, L_0x55556909bac0, C4<0>, C4<0>, C4<0>;
L_0x55556909bc40 .functor NOT 1, L_0x55556909bf90, C4<0>, C4<0>, C4<0>;
L_0x55556909bd00 .functor AND 1, L_0x55556909bc40, L_0x55556909c030, C4<1>, C4<1>;
L_0x55556909be60 .functor OR 1, L_0x55556909bb30, L_0x55556909bd00, C4<0>, C4<0>;
L_0x55556909bed0 .functor NOT 1, L_0x55556909be60, C4<0>, C4<0>, C4<0>;
v0x555568b5e1a0_0 .net *"_ivl_0", 0 0, L_0x55556909bac0;  1 drivers
v0x555568b5bd20_0 .net *"_ivl_4", 0 0, L_0x55556909bc40;  1 drivers
v0x555568b4fef0_0 .net *"_ivl_8", 0 0, L_0x55556909be60;  1 drivers
v0x555568b4e090_0 .net "i_src_a", 0 0, L_0x55556909bf90;  1 drivers
v0x555568b4e150_0 .net "i_src_b", 0 0, L_0x55556909c030;  1 drivers
v0x555568b55cb0_0 .net "o_eq", 0 0, L_0x55556909bb30;  alias, 1 drivers
v0x555568b55d50_0 .net "o_gt", 0 0, L_0x55556909bed0;  1 drivers
v0x555568b55510_0 .net "o_lt", 0 0, L_0x55556909bd00;  alias, 1 drivers
S_0x555568a37030 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568a28fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909d340 .functor AND 1, L_0x55556909c740, L_0x55556909cd00, C4<1>, C4<1>;
L_0x55556909d520 .functor AND 1, L_0x55556909c740, L_0x55556909ced0, C4<1>, C4<1>;
L_0x55556909d620 .functor OR 1, L_0x55556909d520, L_0x55556909c8c0, C4<0>, C4<0>;
L_0x55556909d720 .functor OR 1, L_0x55556909d340, L_0x55556909d620, C4<0>, C4<0>;
L_0x55556909d790 .functor NOT 1, L_0x55556909d720, C4<0>, C4<0>, C4<0>;
v0x555568a969d0_0 .net "Ehigh", 0 0, L_0x55556909c740;  1 drivers
v0x555568a96a90_0 .net "Elow", 0 0, L_0x55556909cd00;  1 drivers
v0x555568ada5e0_0 .net "Lhigh", 0 0, L_0x55556909c8c0;  1 drivers
v0x555568acf8d0_0 .net "Llow", 0 0, L_0x55556909ced0;  1 drivers
v0x555568acf9a0_0 .net *"_ivl_10", 0 0, L_0x55556909d520;  1 drivers
v0x555568acf3d0_0 .net *"_ivl_14", 0 0, L_0x55556909d720;  1 drivers
v0x555568acf470_0 .net "i_src_a", 1 0, L_0x55556909d800;  1 drivers
v0x555568acf170_0 .net "i_src_b", 1 0, L_0x55556909d8a0;  1 drivers
v0x555568acefa0_0 .net "o_eq", 0 0, L_0x55556909d340;  alias, 1 drivers
v0x555568acf060_0 .net "o_gt", 0 0, L_0x55556909d790;  1 drivers
v0x555568ac4290_0 .net "o_lt", 0 0, L_0x55556909d620;  alias, 1 drivers
L_0x55556909cb50 .part L_0x55556909d800, 1, 1;
L_0x55556909cbf0 .part L_0x55556909d8a0, 1, 1;
L_0x55556909d160 .part L_0x55556909d800, 0, 1;
L_0x55556909d250 .part L_0x55556909d8a0, 0, 1;
S_0x555568a1db70 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568a37030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909c6d0 .functor XOR 1, L_0x55556909cb50, L_0x55556909cbf0, C4<0>, C4<0>;
L_0x55556909c740 .functor NOT 1, L_0x55556909c6d0, C4<0>, C4<0>, C4<0>;
L_0x55556909c800 .functor NOT 1, L_0x55556909cb50, C4<0>, C4<0>, C4<0>;
L_0x55556909c8c0 .functor AND 1, L_0x55556909c800, L_0x55556909cbf0, C4<1>, C4<1>;
L_0x55556909ca20 .functor OR 1, L_0x55556909c740, L_0x55556909c8c0, C4<0>, C4<0>;
L_0x55556909ca90 .functor NOT 1, L_0x55556909ca20, C4<0>, C4<0>, C4<0>;
v0x555568b4a260_0 .net *"_ivl_0", 0 0, L_0x55556909c6d0;  1 drivers
v0x555568b42770_0 .net *"_ivl_4", 0 0, L_0x55556909c800;  1 drivers
v0x555568b47f40_0 .net *"_ivl_8", 0 0, L_0x55556909ca20;  1 drivers
v0x555568b47750_0 .net "i_src_a", 0 0, L_0x55556909cb50;  1 drivers
v0x555568b47810_0 .net "i_src_b", 0 0, L_0x55556909cbf0;  1 drivers
v0x555568b45380_0 .net "o_eq", 0 0, L_0x55556909c740;  alias, 1 drivers
v0x555568b45420_0 .net "o_gt", 0 0, L_0x55556909ca90;  1 drivers
v0x555568aa16a0_0 .net "o_lt", 0 0, L_0x55556909c8c0;  alias, 1 drivers
S_0x5555689f7e00 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568a37030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909cc90 .functor XOR 1, L_0x55556909d160, L_0x55556909d250, C4<0>, C4<0>;
L_0x55556909cd00 .functor NOT 1, L_0x55556909cc90, C4<0>, C4<0>, C4<0>;
L_0x55556909ce10 .functor NOT 1, L_0x55556909d160, C4<0>, C4<0>, C4<0>;
L_0x55556909ced0 .functor AND 1, L_0x55556909ce10, L_0x55556909d250, C4<1>, C4<1>;
L_0x55556909d030 .functor OR 1, L_0x55556909cd00, L_0x55556909ced0, C4<0>, C4<0>;
L_0x55556909d0a0 .functor NOT 1, L_0x55556909d030, C4<0>, C4<0>, C4<0>;
v0x555568ae5b00_0 .net *"_ivl_0", 0 0, L_0x55556909cc90;  1 drivers
v0x555568ae57f0_0 .net *"_ivl_4", 0 0, L_0x55556909ce10;  1 drivers
v0x555568ae5620_0 .net *"_ivl_8", 0 0, L_0x55556909d030;  1 drivers
v0x555568adaf10_0 .net "i_src_a", 0 0, L_0x55556909d160;  1 drivers
v0x555568adafd0_0 .net "i_src_b", 0 0, L_0x55556909d250;  1 drivers
v0x555568adaa10_0 .net "o_eq", 0 0, L_0x55556909cd00;  alias, 1 drivers
v0x555568adaab0_0 .net "o_gt", 0 0, L_0x55556909d0a0;  1 drivers
v0x555568ada7b0_0 .net "o_lt", 0 0, L_0x55556909ced0;  alias, 1 drivers
S_0x5555689f8660 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x555568a26420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a04c0 .functor AND 1, L_0x55556909ec00, L_0x55556909fe70, C4<1>, C4<1>;
L_0x5555690a06a0 .functor AND 1, L_0x55556909ec00, L_0x5555690a0150, C4<1>, C4<1>;
L_0x5555690a07a0 .functor OR 1, L_0x5555690a06a0, L_0x55556909eee0, C4<0>, C4<0>;
L_0x5555690a08a0 .functor OR 1, L_0x5555690a04c0, L_0x5555690a07a0, C4<0>, C4<0>;
L_0x5555690a0910 .functor NOT 1, L_0x5555690a08a0, C4<0>, C4<0>, C4<0>;
v0x555568ab1d00_0 .net "Ehigh", 0 0, L_0x55556909ec00;  1 drivers
v0x555568ab1dc0_0 .net "Elow", 0 0, L_0x55556909fe70;  1 drivers
v0x555568aafea0_0 .net "Lhigh", 0 0, L_0x55556909eee0;  1 drivers
v0x555568ab7ac0_0 .net "Llow", 0 0, L_0x5555690a0150;  1 drivers
v0x555568ab7b90_0 .net *"_ivl_10", 0 0, L_0x5555690a06a0;  1 drivers
v0x555568ab7320_0 .net *"_ivl_14", 0 0, L_0x5555690a08a0;  1 drivers
v0x555568ab73c0_0 .net "i_src_a", 3 0, L_0x5555690a0980;  1 drivers
v0x555568aaf840_0 .net "i_src_b", 3 0, L_0x5555690a0a20;  1 drivers
v0x555568ab50b0_0 .net "o_eq", 0 0, L_0x5555690a04c0;  alias, 1 drivers
v0x555568ab5170_0 .net "o_gt", 0 0, L_0x5555690a0910;  1 drivers
v0x555568ab48c0_0 .net "o_lt", 0 0, L_0x5555690a07a0;  alias, 1 drivers
L_0x55556909f0c0 .part L_0x5555690a0980, 2, 2;
L_0x55556909f160 .part L_0x5555690a0a20, 2, 2;
L_0x5555690a0330 .part L_0x5555690a0980, 0, 2;
L_0x5555690a03d0 .part L_0x5555690a0a20, 0, 2;
S_0x5555689f8ec0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x5555689f8660;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909ec00 .functor AND 1, L_0x55556909e000, L_0x55556909e5c0, C4<1>, C4<1>;
L_0x55556909ede0 .functor AND 1, L_0x55556909e000, L_0x55556909e790, C4<1>, C4<1>;
L_0x55556909eee0 .functor OR 1, L_0x55556909ede0, L_0x55556909e180, C4<0>, C4<0>;
L_0x55556909efe0 .functor OR 1, L_0x55556909ec00, L_0x55556909eee0, C4<0>, C4<0>;
L_0x55556909f050 .functor NOT 1, L_0x55556909efe0, C4<0>, C4<0>, C4<0>;
v0x555568ae1bc0_0 .net "Ehigh", 0 0, L_0x55556909e000;  1 drivers
v0x555568adf7f0_0 .net "Elow", 0 0, L_0x55556909e5c0;  1 drivers
v0x555568adf8c0_0 .net "Lhigh", 0 0, L_0x55556909e180;  1 drivers
v0x555568ad3fc0_0 .net "Llow", 0 0, L_0x55556909e790;  1 drivers
v0x555568ad4090_0 .net *"_ivl_10", 0 0, L_0x55556909ede0;  1 drivers
v0x555568ad2160_0 .net *"_ivl_14", 0 0, L_0x55556909efe0;  1 drivers
v0x555568ad2200_0 .net "i_src_a", 1 0, L_0x55556909f0c0;  1 drivers
v0x555568ad9d80_0 .net "i_src_b", 1 0, L_0x55556909f160;  1 drivers
v0x555568ad95e0_0 .net "o_eq", 0 0, L_0x55556909ec00;  alias, 1 drivers
v0x555568ad96a0_0 .net "o_gt", 0 0, L_0x55556909f050;  1 drivers
v0x555568ad1b00_0 .net "o_lt", 0 0, L_0x55556909eee0;  alias, 1 drivers
L_0x55556909e410 .part L_0x55556909f0c0, 1, 1;
L_0x55556909e4b0 .part L_0x55556909f160, 1, 1;
L_0x55556909ea20 .part L_0x55556909f0c0, 0, 1;
L_0x55556909eb10 .part L_0x55556909f160, 0, 1;
S_0x5555689f9720 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x5555689f8ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909df90 .functor XOR 1, L_0x55556909e410, L_0x55556909e4b0, C4<0>, C4<0>;
L_0x55556909e000 .functor NOT 1, L_0x55556909df90, C4<0>, C4<0>, C4<0>;
L_0x55556909e0c0 .functor NOT 1, L_0x55556909e410, C4<0>, C4<0>, C4<0>;
L_0x55556909e180 .functor AND 1, L_0x55556909e0c0, L_0x55556909e4b0, C4<1>, C4<1>;
L_0x55556909e2e0 .functor OR 1, L_0x55556909e000, L_0x55556909e180, C4<0>, C4<0>;
L_0x55556909e350 .functor NOT 1, L_0x55556909e2e0, C4<0>, C4<0>, C4<0>;
v0x555568aad1c0_0 .net *"_ivl_0", 0 0, L_0x55556909df90;  1 drivers
v0x555568aaceb0_0 .net *"_ivl_4", 0 0, L_0x55556909e0c0;  1 drivers
v0x555568aacce0_0 .net *"_ivl_8", 0 0, L_0x55556909e2e0;  1 drivers
v0x555568aa1fd0_0 .net "i_src_a", 0 0, L_0x55556909e410;  1 drivers
v0x555568aa2090_0 .net "i_src_b", 0 0, L_0x55556909e4b0;  1 drivers
v0x555568aa1ad0_0 .net "o_eq", 0 0, L_0x55556909e000;  alias, 1 drivers
v0x555568aa1b70_0 .net "o_gt", 0 0, L_0x55556909e350;  1 drivers
v0x555568aa1870_0 .net "o_lt", 0 0, L_0x55556909e180;  alias, 1 drivers
S_0x5555689f5da0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x5555689f8ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909e550 .functor XOR 1, L_0x55556909ea20, L_0x55556909eb10, C4<0>, C4<0>;
L_0x55556909e5c0 .functor NOT 1, L_0x55556909e550, C4<0>, C4<0>, C4<0>;
L_0x55556909e6d0 .functor NOT 1, L_0x55556909ea20, C4<0>, C4<0>, C4<0>;
L_0x55556909e790 .functor AND 1, L_0x55556909e6d0, L_0x55556909eb10, C4<1>, C4<1>;
L_0x55556909e8f0 .functor OR 1, L_0x55556909e5c0, L_0x55556909e790, C4<0>, C4<0>;
L_0x55556909e960 .functor NOT 1, L_0x55556909e8f0, C4<0>, C4<0>, C4<0>;
v0x555568adf0b0_0 .net *"_ivl_0", 0 0, L_0x55556909e550;  1 drivers
v0x555568add290_0 .net *"_ivl_4", 0 0, L_0x55556909e6d0;  1 drivers
v0x555568ae4dc0_0 .net *"_ivl_8", 0 0, L_0x55556909e8f0;  1 drivers
v0x555568ae4620_0 .net "i_src_a", 0 0, L_0x55556909ea20;  1 drivers
v0x555568ae46e0_0 .net "i_src_b", 0 0, L_0x55556909eb10;  1 drivers
v0x555568adcc80_0 .net "o_eq", 0 0, L_0x55556909e5c0;  alias, 1 drivers
v0x555568adcd20_0 .net "o_gt", 0 0, L_0x55556909e960;  1 drivers
v0x555568ae23b0_0 .net "o_lt", 0 0, L_0x55556909e790;  alias, 1 drivers
S_0x555568a03bf0 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x5555689f8660;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909fe70 .functor AND 1, L_0x55556909f270, L_0x55556909f830, C4<1>, C4<1>;
L_0x5555690a0050 .functor AND 1, L_0x55556909f270, L_0x55556909fa00, C4<1>, C4<1>;
L_0x5555690a0150 .functor OR 1, L_0x5555690a0050, L_0x55556909f3f0, C4<0>, C4<0>;
L_0x5555690a0250 .functor OR 1, L_0x55556909fe70, L_0x5555690a0150, C4<0>, C4<0>;
L_0x5555690a02c0 .functor NOT 1, L_0x5555690a0250, C4<0>, C4<0>, C4<0>;
v0x555568abb4e0_0 .net "Ehigh", 0 0, L_0x55556909f270;  1 drivers
v0x555568abb5a0_0 .net "Elow", 0 0, L_0x55556909f830;  1 drivers
v0x555568ac3100_0 .net "Lhigh", 0 0, L_0x55556909f3f0;  1 drivers
v0x555568ac2960_0 .net "Llow", 0 0, L_0x55556909fa00;  1 drivers
v0x555568ac2a30_0 .net *"_ivl_10", 0 0, L_0x5555690a0050;  1 drivers
v0x555568abae80_0 .net *"_ivl_14", 0 0, L_0x5555690a0250;  1 drivers
v0x555568abaf20_0 .net "i_src_a", 1 0, L_0x5555690a0330;  1 drivers
v0x555568ac06f0_0 .net "i_src_b", 1 0, L_0x5555690a03d0;  1 drivers
v0x555568abff00_0 .net "o_eq", 0 0, L_0x55556909fe70;  alias, 1 drivers
v0x555568abffc0_0 .net "o_gt", 0 0, L_0x5555690a02c0;  1 drivers
v0x555568abdb30_0 .net "o_lt", 0 0, L_0x5555690a0150;  alias, 1 drivers
L_0x55556909f680 .part L_0x5555690a0330, 1, 1;
L_0x55556909f720 .part L_0x5555690a03d0, 1, 1;
L_0x55556909fc90 .part L_0x5555690a0330, 0, 1;
L_0x55556909fd80 .part L_0x5555690a03d0, 0, 1;
S_0x555568a1afb0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568a03bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909f200 .functor XOR 1, L_0x55556909f680, L_0x55556909f720, C4<0>, C4<0>;
L_0x55556909f270 .functor NOT 1, L_0x55556909f200, C4<0>, C4<0>, C4<0>;
L_0x55556909f330 .functor NOT 1, L_0x55556909f680, C4<0>, C4<0>, C4<0>;
L_0x55556909f3f0 .functor AND 1, L_0x55556909f330, L_0x55556909f720, C4<1>, C4<1>;
L_0x55556909f550 .functor OR 1, L_0x55556909f270, L_0x55556909f3f0, C4<0>, C4<0>;
L_0x55556909f5c0 .functor NOT 1, L_0x55556909f550, C4<0>, C4<0>, C4<0>;
v0x555568ad6c30_0 .net *"_ivl_0", 0 0, L_0x55556909f200;  1 drivers
v0x555568ad47b0_0 .net *"_ivl_4", 0 0, L_0x55556909f330;  1 drivers
v0x555568ad4870_0 .net *"_ivl_8", 0 0, L_0x55556909f550;  1 drivers
v0x555568ac8980_0 .net "i_src_a", 0 0, L_0x55556909f680;  1 drivers
v0x555568ac8a20_0 .net "i_src_b", 0 0, L_0x55556909f720;  1 drivers
v0x555568ac6b20_0 .net "o_eq", 0 0, L_0x55556909f270;  alias, 1 drivers
v0x555568ac6be0_0 .net "o_gt", 0 0, L_0x55556909f5c0;  1 drivers
v0x555568ace740_0 .net "o_lt", 0 0, L_0x55556909f3f0;  alias, 1 drivers
S_0x5555689f56b0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568a03bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556909f7c0 .functor XOR 1, L_0x55556909fc90, L_0x55556909fd80, C4<0>, C4<0>;
L_0x55556909f830 .functor NOT 1, L_0x55556909f7c0, C4<0>, C4<0>, C4<0>;
L_0x55556909f940 .functor NOT 1, L_0x55556909fc90, C4<0>, C4<0>, C4<0>;
L_0x55556909fa00 .functor AND 1, L_0x55556909f940, L_0x55556909fd80, C4<1>, C4<1>;
L_0x55556909fb60 .functor OR 1, L_0x55556909f830, L_0x55556909fa00, C4<0>, C4<0>;
L_0x55556909fbd0 .functor NOT 1, L_0x55556909fb60, C4<0>, C4<0>, C4<0>;
v0x555568ace050_0 .net *"_ivl_0", 0 0, L_0x55556909f7c0;  1 drivers
v0x555568ac64c0_0 .net *"_ivl_4", 0 0, L_0x55556909f940;  1 drivers
v0x555568acbd30_0 .net *"_ivl_8", 0 0, L_0x55556909fb60;  1 drivers
v0x555568acb540_0 .net "i_src_a", 0 0, L_0x55556909fc90;  1 drivers
v0x555568acb600_0 .net "i_src_b", 0 0, L_0x55556909fd80;  1 drivers
v0x555568ac9170_0 .net "o_eq", 0 0, L_0x55556909f830;  alias, 1 drivers
v0x555568ac9210_0 .net "o_gt", 0 0, L_0x55556909fbd0;  1 drivers
v0x555568abd340_0 .net "o_lt", 0 0, L_0x55556909fa00;  alias, 1 drivers
S_0x555568b345a0 .scope module, "com16bit_low" "comparator_16bit" 25 50, 25 151 0, S_0x555568a5f360;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690ad1e0 .functor AND 1, L_0x5555690a6ee0, L_0x5555690acb90, C4<1>, C4<1>;
L_0x5555690ad370 .functor AND 1, L_0x5555690a6ee0, L_0x5555690ace70, C4<1>, C4<1>;
L_0x5555690ad470 .functor OR 1, L_0x5555690ad370, L_0x5555690a71c0, C4<0>, C4<0>;
L_0x5555690ad570 .functor OR 1, L_0x5555690ad1e0, L_0x5555690ad470, C4<0>, C4<0>;
L_0x5555690ad700 .functor NOT 1, L_0x5555690ad570, C4<0>, C4<0>, C4<0>;
v0x555568bd1d70_0 .net "Ehigh", 0 0, L_0x5555690a6ee0;  1 drivers
v0x555568bd1e30_0 .net "Elow", 0 0, L_0x5555690acb90;  1 drivers
v0x555568bcf1b0_0 .net "Lhigh", 0 0, L_0x5555690a71c0;  1 drivers
v0x555568bc9140_0 .net "Llow", 0 0, L_0x5555690ace70;  1 drivers
v0x555568bc9210_0 .net *"_ivl_10", 0 0, L_0x5555690ad370;  1 drivers
v0x555568bc6730_0 .net *"_ivl_14", 0 0, L_0x5555690ad570;  1 drivers
v0x555568bc67d0_0 .net "i_src_a", 15 0, L_0x5555690ad770;  1 drivers
v0x555568bc3b70_0 .net "i_src_b", 15 0, L_0x5555690ad810;  1 drivers
v0x555568bc3c50_0 .net "o_eq", 0 0, L_0x5555690ad1e0;  alias, 1 drivers
v0x555568bbdb00_0 .net "o_gt", 0 0, L_0x5555690ad700;  alias, 1 drivers
v0x555568bbdba0_0 .net "o_lt", 0 0, L_0x5555690ad470;  alias, 1 drivers
L_0x5555690a73a0 .part L_0x5555690ad770, 8, 8;
L_0x5555690a7440 .part L_0x5555690ad810, 8, 8;
L_0x5555690ad050 .part L_0x5555690ad770, 0, 8;
L_0x5555690ad0f0 .part L_0x5555690ad810, 0, 8;
S_0x555568b3a010 .scope module, "com8bit_high" "comparator_8bit" 25 162, 25 128 0, S_0x555568b345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a6ee0 .functor AND 1, L_0x5555690a3d60, L_0x5555690a6890, C4<1>, C4<1>;
L_0x5555690a70c0 .functor AND 1, L_0x5555690a3d60, L_0x5555690a6b70, C4<1>, C4<1>;
L_0x5555690a71c0 .functor OR 1, L_0x5555690a70c0, L_0x5555690a4040, C4<0>, C4<0>;
L_0x5555690a72c0 .functor OR 1, L_0x5555690a6ee0, L_0x5555690a71c0, C4<0>, C4<0>;
L_0x5555690a7330 .functor NOT 1, L_0x5555690a72c0, C4<0>, C4<0>, C4<0>;
v0x555568ecc070_0 .net "Ehigh", 0 0, L_0x5555690a3d60;  1 drivers
v0x555568ecc130_0 .net "Elow", 0 0, L_0x5555690a6890;  1 drivers
v0x555568ec0a30_0 .net "Lhigh", 0 0, L_0x5555690a4040;  1 drivers
v0x555568eb5770_0 .net "Llow", 0 0, L_0x5555690a6b70;  1 drivers
v0x555568eb5840_0 .net *"_ivl_10", 0 0, L_0x5555690a70c0;  1 drivers
v0x555568e09480_0 .net *"_ivl_14", 0 0, L_0x5555690a72c0;  1 drivers
v0x555568e09520_0 .net "i_src_a", 7 0, L_0x5555690a73a0;  1 drivers
v0x555568e44b00_0 .net "i_src_b", 7 0, L_0x5555690a7440;  1 drivers
v0x555568e394c0_0 .net "o_eq", 0 0, L_0x5555690a6ee0;  alias, 1 drivers
v0x555568e39580_0 .net "o_gt", 0 0, L_0x5555690a7330;  1 drivers
v0x555568e2de80_0 .net "o_lt", 0 0, L_0x5555690a71c0;  alias, 1 drivers
L_0x5555690a4220 .part L_0x5555690a73a0, 4, 4;
L_0x5555690a42c0 .part L_0x5555690a7440, 4, 4;
L_0x5555690a6d50 .part L_0x5555690a73a0, 0, 4;
L_0x5555690a6df0 .part L_0x5555690a7440, 0, 4;
S_0x555568b3cbd0 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x555568b3a010;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a3d60 .functor AND 1, L_0x5555690a24a0, L_0x5555690a3710, C4<1>, C4<1>;
L_0x5555690a3f40 .functor AND 1, L_0x5555690a24a0, L_0x5555690a39f0, C4<1>, C4<1>;
L_0x5555690a4040 .functor OR 1, L_0x5555690a3f40, L_0x5555690a2780, C4<0>, C4<0>;
L_0x5555690a4140 .functor OR 1, L_0x5555690a3d60, L_0x5555690a4040, C4<0>, C4<0>;
L_0x5555690a41b0 .functor NOT 1, L_0x5555690a4140, C4<0>, C4<0>, C4<0>;
v0x555568d96510_0 .net "Ehigh", 0 0, L_0x5555690a24a0;  1 drivers
v0x555568d965d0_0 .net "Elow", 0 0, L_0x5555690a3710;  1 drivers
v0x555568d8b0a0_0 .net "Lhigh", 0 0, L_0x5555690a2780;  1 drivers
v0x555568d64600_0 .net "Llow", 0 0, L_0x5555690a39f0;  1 drivers
v0x555568d646d0_0 .net *"_ivl_10", 0 0, L_0x5555690a3f40;  1 drivers
v0x555568d62990_0 .net *"_ivl_14", 0 0, L_0x5555690a4140;  1 drivers
v0x555568d62a30_0 .net "i_src_a", 3 0, L_0x5555690a4220;  1 drivers
v0x555568d60d20_0 .net "i_src_b", 3 0, L_0x5555690a42c0;  1 drivers
v0x555568d5ef90_0 .net "o_eq", 0 0, L_0x5555690a3d60;  alias, 1 drivers
v0x555568d5f050_0 .net "o_gt", 0 0, L_0x5555690a41b0;  1 drivers
v0x555568d58dd0_0 .net "o_lt", 0 0, L_0x5555690a4040;  alias, 1 drivers
L_0x5555690a2960 .part L_0x5555690a4220, 2, 2;
L_0x5555690a2a00 .part L_0x5555690a42c0, 2, 2;
L_0x5555690a3bd0 .part L_0x5555690a4220, 0, 2;
L_0x5555690a3c70 .part L_0x5555690a42c0, 0, 2;
S_0x555568b3f5e0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568b3cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a24a0 .functor AND 1, L_0x5555690a18a0, L_0x5555690a1e60, C4<1>, C4<1>;
L_0x5555690a2680 .functor AND 1, L_0x5555690a18a0, L_0x5555690a2030, C4<1>, C4<1>;
L_0x5555690a2780 .functor OR 1, L_0x5555690a2680, L_0x5555690a1a20, C4<0>, C4<0>;
L_0x5555690a2880 .functor OR 1, L_0x5555690a24a0, L_0x5555690a2780, C4<0>, C4<0>;
L_0x5555690a28f0 .functor NOT 1, L_0x5555690a2880, C4<0>, C4<0>, C4<0>;
v0x5555688db4a0_0 .net "Ehigh", 0 0, L_0x5555690a18a0;  1 drivers
v0x5555688dd4f0_0 .net "Elow", 0 0, L_0x5555690a1e60;  1 drivers
v0x5555688dd5c0_0 .net "Lhigh", 0 0, L_0x5555690a1a20;  1 drivers
v0x5555688dd060_0 .net "Llow", 0 0, L_0x5555690a2030;  1 drivers
v0x5555688dd130_0 .net *"_ivl_10", 0 0, L_0x5555690a2680;  1 drivers
v0x5555688dcbd0_0 .net *"_ivl_14", 0 0, L_0x5555690a2880;  1 drivers
v0x5555688dcc70_0 .net "i_src_a", 1 0, L_0x5555690a2960;  1 drivers
v0x5555688dc710_0 .net "i_src_b", 1 0, L_0x5555690a2a00;  1 drivers
v0x5555688dc280_0 .net "o_eq", 0 0, L_0x5555690a24a0;  alias, 1 drivers
v0x5555688dc340_0 .net "o_gt", 0 0, L_0x5555690a28f0;  1 drivers
v0x555568ccc5f0_0 .net "o_lt", 0 0, L_0x5555690a2780;  alias, 1 drivers
L_0x5555690a1cb0 .part L_0x5555690a2960, 1, 1;
L_0x5555690a1d50 .part L_0x5555690a2a00, 1, 1;
L_0x5555690a22c0 .part L_0x5555690a2960, 0, 1;
L_0x5555690a23b0 .part L_0x5555690a2a00, 0, 1;
S_0x5555689f6570 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568b3f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a1830 .functor XOR 1, L_0x5555690a1cb0, L_0x5555690a1d50, C4<0>, C4<0>;
L_0x5555690a18a0 .functor NOT 1, L_0x5555690a1830, C4<0>, C4<0>, C4<0>;
L_0x5555690a1960 .functor NOT 1, L_0x5555690a1cb0, C4<0>, C4<0>, C4<0>;
L_0x5555690a1a20 .functor AND 1, L_0x5555690a1960, L_0x5555690a1d50, C4<1>, C4<1>;
L_0x5555690a1b80 .functor OR 1, L_0x5555690a18a0, L_0x5555690a1a20, C4<0>, C4<0>;
L_0x5555690a1bf0 .functor NOT 1, L_0x5555690a1b80, C4<0>, C4<0>, C4<0>;
v0x555568a8df70_0 .net *"_ivl_0", 0 0, L_0x5555690a1830;  1 drivers
v0x555568a95ae0_0 .net *"_ivl_4", 0 0, L_0x5555690a1960;  1 drivers
v0x555568a956e0_0 .net *"_ivl_8", 0 0, L_0x5555690a1b80;  1 drivers
v0x555568a95340_0 .net "i_src_a", 0 0, L_0x5555690a1cb0;  1 drivers
v0x555568a95400_0 .net "i_src_b", 0 0, L_0x5555690a1d50;  1 drivers
v0x555568a8d860_0 .net "o_eq", 0 0, L_0x5555690a18a0;  alias, 1 drivers
v0x555568a8d900_0 .net "o_gt", 0 0, L_0x5555690a1bf0;  1 drivers
v0x555568a930d0_0 .net "o_lt", 0 0, L_0x5555690a1a20;  alias, 1 drivers
S_0x5555689f6d40 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568b3f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a1df0 .functor XOR 1, L_0x5555690a22c0, L_0x5555690a23b0, C4<0>, C4<0>;
L_0x5555690a1e60 .functor NOT 1, L_0x5555690a1df0, C4<0>, C4<0>, C4<0>;
L_0x5555690a1f70 .functor NOT 1, L_0x5555690a22c0, C4<0>, C4<0>, C4<0>;
L_0x5555690a2030 .functor AND 1, L_0x5555690a1f70, L_0x5555690a23b0, C4<1>, C4<1>;
L_0x5555690a2190 .functor OR 1, L_0x5555690a1e60, L_0x5555690a2030, C4<0>, C4<0>;
L_0x5555690a2200 .functor NOT 1, L_0x5555690a2190, C4<0>, C4<0>, C4<0>;
v0x555568a92990_0 .net *"_ivl_0", 0 0, L_0x5555690a1df0;  1 drivers
v0x555568a90510_0 .net *"_ivl_4", 0 0, L_0x5555690a1f70;  1 drivers
v0x5555688e6670_0 .net *"_ivl_8", 0 0, L_0x5555690a2190;  1 drivers
v0x555568c4d8d0_0 .net "i_src_a", 0 0, L_0x5555690a22c0;  1 drivers
v0x555568c4d990_0 .net "i_src_b", 0 0, L_0x5555690a23b0;  1 drivers
v0x5555688d75e0_0 .net "o_eq", 0 0, L_0x5555690a1e60;  alias, 1 drivers
v0x5555688d7680_0 .net "o_gt", 0 0, L_0x5555690a2200;  1 drivers
v0x5555688db960_0 .net "o_lt", 0 0, L_0x5555690a2030;  alias, 1 drivers
S_0x5555689f75a0 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568b3cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a3710 .functor AND 1, L_0x5555690a2b10, L_0x5555690a30d0, C4<1>, C4<1>;
L_0x5555690a38f0 .functor AND 1, L_0x5555690a2b10, L_0x5555690a32a0, C4<1>, C4<1>;
L_0x5555690a39f0 .functor OR 1, L_0x5555690a38f0, L_0x5555690a2c90, C4<0>, C4<0>;
L_0x5555690a3af0 .functor OR 1, L_0x5555690a3710, L_0x5555690a39f0, C4<0>, C4<0>;
L_0x5555690a3b60 .functor NOT 1, L_0x5555690a3af0, C4<0>, C4<0>, C4<0>;
v0x555568cd1520_0 .net "Ehigh", 0 0, L_0x5555690a2b10;  1 drivers
v0x555568cd15e0_0 .net "Elow", 0 0, L_0x5555690a30d0;  1 drivers
v0x555568d93cc0_0 .net "Lhigh", 0 0, L_0x5555690a2c90;  1 drivers
v0x555568dcf450_0 .net "Llow", 0 0, L_0x5555690a32a0;  1 drivers
v0x555568dcf520_0 .net *"_ivl_10", 0 0, L_0x5555690a38f0;  1 drivers
v0x555568dc3e10_0 .net *"_ivl_14", 0 0, L_0x5555690a3af0;  1 drivers
v0x555568dc3eb0_0 .net "i_src_a", 1 0, L_0x5555690a3bd0;  1 drivers
v0x555568db87d0_0 .net "i_src_b", 1 0, L_0x5555690a3c70;  1 drivers
v0x555568dad190_0 .net "o_eq", 0 0, L_0x5555690a3710;  alias, 1 drivers
v0x555568dad250_0 .net "o_gt", 0 0, L_0x5555690a3b60;  1 drivers
v0x555568da1b50_0 .net "o_lt", 0 0, L_0x5555690a39f0;  alias, 1 drivers
L_0x5555690a2f20 .part L_0x5555690a3bd0, 1, 1;
L_0x5555690a2fc0 .part L_0x5555690a3c70, 1, 1;
L_0x5555690a3530 .part L_0x5555690a3bd0, 0, 1;
L_0x5555690a3620 .part L_0x5555690a3c70, 0, 1;
S_0x555568b31b90 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x5555689f75a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a2aa0 .functor XOR 1, L_0x5555690a2f20, L_0x5555690a2fc0, C4<0>, C4<0>;
L_0x5555690a2b10 .functor NOT 1, L_0x5555690a2aa0, C4<0>, C4<0>, C4<0>;
L_0x5555690a2bd0 .functor NOT 1, L_0x5555690a2f20, C4<0>, C4<0>, C4<0>;
L_0x5555690a2c90 .functor AND 1, L_0x5555690a2bd0, L_0x5555690a2fc0, C4<1>, C4<1>;
L_0x5555690a2df0 .functor OR 1, L_0x5555690a2b10, L_0x5555690a2c90, C4<0>, C4<0>;
L_0x5555690a2e60 .functor NOT 1, L_0x5555690a2df0, C4<0>, C4<0>, C4<0>;
v0x555568cccb70_0 .net *"_ivl_0", 0 0, L_0x5555690a2aa0;  1 drivers
v0x555568cc5dd0_0 .net *"_ivl_4", 0 0, L_0x5555690a2bd0;  1 drivers
v0x555568cc5e90_0 .net *"_ivl_8", 0 0, L_0x5555690a2df0;  1 drivers
v0x555568c6f520_0 .net "i_src_a", 0 0, L_0x5555690a2f20;  1 drivers
v0x555568c6f5c0_0 .net "i_src_b", 0 0, L_0x5555690a2fc0;  1 drivers
v0x555568caacb0_0 .net "o_eq", 0 0, L_0x5555690a2b10;  alias, 1 drivers
v0x555568caad70_0 .net "o_gt", 0 0, L_0x5555690a2e60;  1 drivers
v0x555568c9f670_0 .net "o_lt", 0 0, L_0x5555690a2c90;  alias, 1 drivers
S_0x555568b18350 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x5555689f75a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a3060 .functor XOR 1, L_0x5555690a3530, L_0x5555690a3620, C4<0>, C4<0>;
L_0x5555690a30d0 .functor NOT 1, L_0x5555690a3060, C4<0>, C4<0>, C4<0>;
L_0x5555690a31e0 .functor NOT 1, L_0x5555690a3530, C4<0>, C4<0>, C4<0>;
L_0x5555690a32a0 .functor AND 1, L_0x5555690a31e0, L_0x5555690a3620, C4<1>, C4<1>;
L_0x5555690a3400 .functor OR 1, L_0x5555690a30d0, L_0x5555690a32a0, C4<0>, C4<0>;
L_0x5555690a3470 .functor NOT 1, L_0x5555690a3400, C4<0>, C4<0>, C4<0>;
v0x555568c940e0_0 .net *"_ivl_0", 0 0, L_0x5555690a3060;  1 drivers
v0x555568c889f0_0 .net *"_ivl_4", 0 0, L_0x5555690a31e0;  1 drivers
v0x555568c7d3b0_0 .net *"_ivl_8", 0 0, L_0x5555690a3400;  1 drivers
v0x555568c71d70_0 .net "i_src_a", 0 0, L_0x5555690a3530;  1 drivers
v0x555568c71e30_0 .net "i_src_b", 0 0, L_0x5555690a3620;  1 drivers
v0x555568c66ab0_0 .net "o_eq", 0 0, L_0x5555690a30d0;  alias, 1 drivers
v0x555568c66b50_0 .net "o_gt", 0 0, L_0x5555690a3470;  1 drivers
v0x555568cd11f0_0 .net "o_lt", 0 0, L_0x5555690a32a0;  alias, 1 drivers
S_0x555568b1af10 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x555568b3a010;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a6890 .functor AND 1, L_0x5555690a4fd0, L_0x5555690a6240, C4<1>, C4<1>;
L_0x5555690a6a70 .functor AND 1, L_0x5555690a4fd0, L_0x5555690a6520, C4<1>, C4<1>;
L_0x5555690a6b70 .functor OR 1, L_0x5555690a6a70, L_0x5555690a52b0, C4<0>, C4<0>;
L_0x5555690a6c70 .functor OR 1, L_0x5555690a6890, L_0x5555690a6b70, C4<0>, C4<0>;
L_0x5555690a6ce0 .functor NOT 1, L_0x5555690a6c70, C4<0>, C4<0>, C4<0>;
v0x555568f1cfe0_0 .net "Ehigh", 0 0, L_0x5555690a4fd0;  1 drivers
v0x555568f1d0a0_0 .net "Elow", 0 0, L_0x5555690a6240;  1 drivers
v0x555568f11c80_0 .net "Lhigh", 0 0, L_0x5555690a52b0;  1 drivers
v0x555568ebe2f0_0 .net "Llow", 0 0, L_0x5555690a6520;  1 drivers
v0x555568ebe3c0_0 .net *"_ivl_10", 0 0, L_0x5555690a6a70;  1 drivers
v0x555568ef9970_0 .net *"_ivl_14", 0 0, L_0x5555690a6c70;  1 drivers
v0x555568ef9a10_0 .net "i_src_a", 3 0, L_0x5555690a6d50;  1 drivers
v0x555568eee330_0 .net "i_src_b", 3 0, L_0x5555690a6df0;  1 drivers
v0x555568ee2cf0_0 .net "o_eq", 0 0, L_0x5555690a6890;  alias, 1 drivers
v0x555568ee2db0_0 .net "o_gt", 0 0, L_0x5555690a6ce0;  1 drivers
v0x555568ed76b0_0 .net "o_lt", 0 0, L_0x5555690a6b70;  alias, 1 drivers
L_0x5555690a5490 .part L_0x5555690a6d50, 2, 2;
L_0x5555690a5530 .part L_0x5555690a6df0, 2, 2;
L_0x5555690a6700 .part L_0x5555690a6d50, 0, 2;
L_0x5555690a67a0 .part L_0x5555690a6df0, 0, 2;
S_0x555568b1d920 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568b1af10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a4fd0 .functor AND 1, L_0x5555690a43d0, L_0x5555690a4990, C4<1>, C4<1>;
L_0x5555690a51b0 .functor AND 1, L_0x5555690a43d0, L_0x5555690a4b60, C4<1>, C4<1>;
L_0x5555690a52b0 .functor OR 1, L_0x5555690a51b0, L_0x5555690a4550, C4<0>, C4<0>;
L_0x5555690a53b0 .functor OR 1, L_0x5555690a4fd0, L_0x5555690a52b0, C4<0>, C4<0>;
L_0x5555690a5420 .functor NOT 1, L_0x5555690a53b0, C4<0>, C4<0>, C4<0>;
v0x555568d1b620_0 .net "Ehigh", 0 0, L_0x5555690a43d0;  1 drivers
v0x555568d15510_0 .net "Elow", 0 0, L_0x5555690a4990;  1 drivers
v0x555568d155e0_0 .net "Lhigh", 0 0, L_0x5555690a4550;  1 drivers
v0x555568d13780_0 .net "Llow", 0 0, L_0x5555690a4b60;  1 drivers
v0x555568d13850_0 .net *"_ivl_10", 0 0, L_0x5555690a51b0;  1 drivers
v0x555568d0d5c0_0 .net *"_ivl_14", 0 0, L_0x5555690a53b0;  1 drivers
v0x555568d0d660_0 .net "i_src_a", 1 0, L_0x5555690a5490;  1 drivers
v0x555568d07440_0 .net "i_src_b", 1 0, L_0x5555690a5530;  1 drivers
v0x555568d057d0_0 .net "o_eq", 0 0, L_0x5555690a4fd0;  alias, 1 drivers
v0x555568d05890_0 .net "o_gt", 0 0, L_0x5555690a5420;  1 drivers
v0x555568d03a40_0 .net "o_lt", 0 0, L_0x5555690a52b0;  alias, 1 drivers
L_0x5555690a47e0 .part L_0x5555690a5490, 1, 1;
L_0x5555690a4880 .part L_0x5555690a5530, 1, 1;
L_0x5555690a4df0 .part L_0x5555690a5490, 0, 1;
L_0x5555690a4ee0 .part L_0x5555690a5530, 0, 1;
S_0x555568b23990 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568b1d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a4360 .functor XOR 1, L_0x5555690a47e0, L_0x5555690a4880, C4<0>, C4<0>;
L_0x5555690a43d0 .functor NOT 1, L_0x5555690a4360, C4<0>, C4<0>, C4<0>;
L_0x5555690a4490 .functor NOT 1, L_0x5555690a47e0, C4<0>, C4<0>, C4<0>;
L_0x5555690a4550 .functor AND 1, L_0x5555690a4490, L_0x5555690a4880, C4<1>, C4<1>;
L_0x5555690a46b0 .functor OR 1, L_0x5555690a43d0, L_0x5555690a4550, C4<0>, C4<0>;
L_0x5555690a4720 .functor NOT 1, L_0x5555690a46b0, C4<0>, C4<0>, C4<0>;
v0x555568d4ae20_0 .net *"_ivl_0", 0 0, L_0x5555690a4360;  1 drivers
v0x555568d44bf0_0 .net *"_ivl_4", 0 0, L_0x5555690a4490;  1 drivers
v0x555568d42f80_0 .net *"_ivl_8", 0 0, L_0x5555690a46b0;  1 drivers
v0x555568d411f0_0 .net "i_src_a", 0 0, L_0x5555690a47e0;  1 drivers
v0x555568d412b0_0 .net "i_src_b", 0 0, L_0x5555690a4880;  1 drivers
v0x555568d3b030_0 .net "o_eq", 0 0, L_0x5555690a43d0;  alias, 1 drivers
v0x555568d3b0d0_0 .net "o_gt", 0 0, L_0x5555690a4720;  1 drivers
v0x555568d34f20_0 .net "o_lt", 0 0, L_0x5555690a4550;  alias, 1 drivers
S_0x555568b26550 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568b1d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a4920 .functor XOR 1, L_0x5555690a4df0, L_0x5555690a4ee0, C4<0>, C4<0>;
L_0x5555690a4990 .functor NOT 1, L_0x5555690a4920, C4<0>, C4<0>, C4<0>;
L_0x5555690a4aa0 .functor NOT 1, L_0x5555690a4df0, C4<0>, C4<0>, C4<0>;
L_0x5555690a4b60 .functor AND 1, L_0x5555690a4aa0, L_0x5555690a4ee0, C4<1>, C4<1>;
L_0x5555690a4cc0 .functor OR 1, L_0x5555690a4990, L_0x5555690a4b60, C4<0>, C4<0>;
L_0x5555690a4d30 .functor NOT 1, L_0x5555690a4cc0, C4<0>, C4<0>, C4<0>;
v0x555568d33240_0 .net *"_ivl_0", 0 0, L_0x5555690a4920;  1 drivers
v0x555568d2cfd0_0 .net *"_ivl_4", 0 0, L_0x5555690a4aa0;  1 drivers
v0x555568d26e50_0 .net *"_ivl_8", 0 0, L_0x5555690a4cc0;  1 drivers
v0x555568d251e0_0 .net "i_src_a", 0 0, L_0x5555690a4df0;  1 drivers
v0x555568d252a0_0 .net "i_src_b", 0 0, L_0x5555690a4ee0;  1 drivers
v0x555568d23570_0 .net "o_eq", 0 0, L_0x5555690a4990;  alias, 1 drivers
v0x555568d23610_0 .net "o_gt", 0 0, L_0x5555690a4d30;  1 drivers
v0x555568d217e0_0 .net "o_lt", 0 0, L_0x5555690a4b60;  alias, 1 drivers
S_0x555568b28f60 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568b1af10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a6240 .functor AND 1, L_0x5555690a5640, L_0x5555690a5c00, C4<1>, C4<1>;
L_0x5555690a6420 .functor AND 1, L_0x5555690a5640, L_0x5555690a5dd0, C4<1>, C4<1>;
L_0x5555690a6520 .functor OR 1, L_0x5555690a6420, L_0x5555690a57c0, C4<0>, C4<0>;
L_0x5555690a6620 .functor OR 1, L_0x5555690a6240, L_0x5555690a6520, C4<0>, C4<0>;
L_0x5555690a6690 .functor NOT 1, L_0x5555690a6620, C4<0>, C4<0>, C4<0>;
v0x555568e5af20_0 .net "Ehigh", 0 0, L_0x5555690a5640;  1 drivers
v0x555568e5afe0_0 .net "Elow", 0 0, L_0x5555690a5c00;  1 drivers
v0x555568f1a8a0_0 .net "Lhigh", 0 0, L_0x5555690a57c0;  1 drivers
v0x555568f55f20_0 .net "Llow", 0 0, L_0x5555690a5dd0;  1 drivers
v0x555568f55ff0_0 .net *"_ivl_10", 0 0, L_0x5555690a6420;  1 drivers
v0x555568f4a8e0_0 .net *"_ivl_14", 0 0, L_0x5555690a6620;  1 drivers
v0x555568f4a980_0 .net "i_src_a", 1 0, L_0x5555690a6700;  1 drivers
v0x555568f3f2a0_0 .net "i_src_b", 1 0, L_0x5555690a67a0;  1 drivers
v0x555568f33c60_0 .net "o_eq", 0 0, L_0x5555690a6240;  alias, 1 drivers
v0x555568f33d20_0 .net "o_gt", 0 0, L_0x5555690a6690;  1 drivers
v0x555568f28620_0 .net "o_lt", 0 0, L_0x5555690a6520;  alias, 1 drivers
L_0x5555690a5a50 .part L_0x5555690a6700, 1, 1;
L_0x5555690a5af0 .part L_0x5555690a67a0, 1, 1;
L_0x5555690a6060 .part L_0x5555690a6700, 0, 1;
L_0x5555690a6150 .part L_0x5555690a67a0, 0, 1;
S_0x555568b2efd0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568b28f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a55d0 .functor XOR 1, L_0x5555690a5a50, L_0x5555690a5af0, C4<0>, C4<0>;
L_0x5555690a5640 .functor NOT 1, L_0x5555690a55d0, C4<0>, C4<0>, C4<0>;
L_0x5555690a5700 .functor NOT 1, L_0x5555690a5a50, C4<0>, C4<0>, C4<0>;
L_0x5555690a57c0 .functor AND 1, L_0x5555690a5700, L_0x5555690a5af0, C4<1>, C4<1>;
L_0x5555690a5920 .functor OR 1, L_0x5555690a5640, L_0x5555690a57c0, C4<0>, C4<0>;
L_0x5555690a5990 .functor NOT 1, L_0x5555690a5920, C4<0>, C4<0>, C4<0>;
v0x555568cf7820_0 .net *"_ivl_0", 0 0, L_0x5555690a55d0;  1 drivers
v0x555568cf59e0_0 .net *"_ivl_4", 0 0, L_0x5555690a5700;  1 drivers
v0x555568cf5aa0_0 .net *"_ivl_8", 0 0, L_0x5555690a5920;  1 drivers
v0x555568cef820_0 .net "i_src_a", 0 0, L_0x5555690a5a50;  1 drivers
v0x555568cef8c0_0 .net "i_src_b", 0 0, L_0x5555690a5af0;  1 drivers
v0x555568f6a620_0 .net "o_eq", 0 0, L_0x5555690a5640;  alias, 1 drivers
v0x555568f6a6e0_0 .net "o_gt", 0 0, L_0x5555690a5990;  1 drivers
v0x555568e63a40_0 .net "o_lt", 0 0, L_0x5555690a57c0;  alias, 1 drivers
S_0x555568b122e0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568b28f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a5b90 .functor XOR 1, L_0x5555690a6060, L_0x5555690a6150, C4<0>, C4<0>;
L_0x5555690a5c00 .functor NOT 1, L_0x5555690a5b90, C4<0>, C4<0>, C4<0>;
L_0x5555690a5d10 .functor NOT 1, L_0x5555690a6060, C4<0>, C4<0>, C4<0>;
L_0x5555690a5dd0 .functor AND 1, L_0x5555690a5d10, L_0x5555690a6150, C4<1>, C4<1>;
L_0x5555690a5f30 .functor OR 1, L_0x5555690a5c00, L_0x5555690a5dd0, C4<0>, C4<0>;
L_0x5555690a5fa0 .functor NOT 1, L_0x5555690a5f30, C4<0>, C4<0>, C4<0>;
v0x555568e9f170_0 .net *"_ivl_0", 0 0, L_0x5555690a5b90;  1 drivers
v0x555568e93a80_0 .net *"_ivl_4", 0 0, L_0x5555690a5d10;  1 drivers
v0x555568e88440_0 .net *"_ivl_8", 0 0, L_0x5555690a5f30;  1 drivers
v0x555568e7ce00_0 .net "i_src_a", 0 0, L_0x5555690a6060;  1 drivers
v0x555568e7cec0_0 .net "i_src_b", 0 0, L_0x5555690a6150;  1 drivers
v0x555568e717c0_0 .net "o_eq", 0 0, L_0x5555690a5c00;  alias, 1 drivers
v0x555568e71860_0 .net "o_gt", 0 0, L_0x5555690a5fa0;  1 drivers
v0x555568e66180_0 .net "o_lt", 0 0, L_0x5555690a5dd0;  alias, 1 drivers
S_0x555568af8c50 .scope module, "com8bit_low" "comparator_8bit" 25 164, 25 128 0, S_0x555568b345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690acb90 .functor AND 1, L_0x5555690a9a10, L_0x5555690ac540, C4<1>, C4<1>;
L_0x5555690acd70 .functor AND 1, L_0x5555690a9a10, L_0x5555690ac820, C4<1>, C4<1>;
L_0x5555690ace70 .functor OR 1, L_0x5555690acd70, L_0x5555690a9cf0, C4<0>, C4<0>;
L_0x5555690acf70 .functor OR 1, L_0x5555690acb90, L_0x5555690ace70, C4<0>, C4<0>;
L_0x5555690acfe0 .functor NOT 1, L_0x5555690acf70, C4<0>, C4<0>, C4<0>;
v0x555568be89f0_0 .net "Ehigh", 0 0, L_0x5555690a9a10;  1 drivers
v0x555568be8a90_0 .net "Elow", 0 0, L_0x5555690ac540;  1 drivers
v0x555568be5e30_0 .net "Lhigh", 0 0, L_0x5555690a9cf0;  1 drivers
v0x555568bdfdc0_0 .net "Llow", 0 0, L_0x5555690ac820;  1 drivers
v0x555568bdfe90_0 .net *"_ivl_10", 0 0, L_0x5555690acd70;  1 drivers
v0x555568bdd3b0_0 .net *"_ivl_14", 0 0, L_0x5555690acf70;  1 drivers
v0x555568bdd450_0 .net "i_src_a", 7 0, L_0x5555690ad050;  1 drivers
v0x555568bda7f0_0 .net "i_src_b", 7 0, L_0x5555690ad0f0;  1 drivers
v0x555568bda8d0_0 .net "o_eq", 0 0, L_0x5555690acb90;  alias, 1 drivers
v0x555568bd4780_0 .net "o_gt", 0 0, L_0x5555690acfe0;  1 drivers
v0x555568bd4820_0 .net "o_lt", 0 0, L_0x5555690ace70;  alias, 1 drivers
L_0x5555690a9ed0 .part L_0x5555690ad050, 4, 4;
L_0x5555690a9f70 .part L_0x5555690ad0f0, 4, 4;
L_0x5555690aca00 .part L_0x5555690ad050, 0, 4;
L_0x5555690acaa0 .part L_0x5555690ad0f0, 0, 4;
S_0x555568afb660 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x555568af8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a9a10 .functor AND 1, L_0x5555690a8150, L_0x5555690a93c0, C4<1>, C4<1>;
L_0x5555690a9bf0 .functor AND 1, L_0x5555690a8150, L_0x5555690a96a0, C4<1>, C4<1>;
L_0x5555690a9cf0 .functor OR 1, L_0x5555690a9bf0, L_0x5555690a8430, C4<0>, C4<0>;
L_0x5555690a9df0 .functor OR 1, L_0x5555690a9a10, L_0x5555690a9cf0, C4<0>, C4<0>;
L_0x5555690a9e60 .functor NOT 1, L_0x5555690a9df0, C4<0>, C4<0>, C4<0>;
v0x5555689b2310_0 .net "Ehigh", 0 0, L_0x5555690a8150;  1 drivers
v0x5555689b23d0_0 .net "Elow", 0 0, L_0x5555690a93c0;  1 drivers
v0x5555689b06a0_0 .net "Lhigh", 0 0, L_0x5555690a8430;  1 drivers
v0x5555689ae910_0 .net "Llow", 0 0, L_0x5555690a96a0;  1 drivers
v0x5555689ae9e0_0 .net *"_ivl_10", 0 0, L_0x5555690a9bf0;  1 drivers
v0x5555689a8750_0 .net *"_ivl_14", 0 0, L_0x5555690a9df0;  1 drivers
v0x5555689a87f0_0 .net "i_src_a", 3 0, L_0x5555690a9ed0;  1 drivers
v0x5555689a2640_0 .net "i_src_b", 3 0, L_0x5555690a9f70;  1 drivers
v0x5555689a08b0_0 .net "o_eq", 0 0, L_0x5555690a9a10;  alias, 1 drivers
v0x5555689a0970_0 .net "o_gt", 0 0, L_0x5555690a9e60;  1 drivers
v0x55556899a6f0_0 .net "o_lt", 0 0, L_0x5555690a9cf0;  alias, 1 drivers
L_0x5555690a8610 .part L_0x5555690a9ed0, 2, 2;
L_0x5555690a86b0 .part L_0x5555690a9f70, 2, 2;
L_0x5555690a9880 .part L_0x5555690a9ed0, 0, 2;
L_0x5555690a9920 .part L_0x5555690a9f70, 0, 2;
S_0x555568b016d0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568afb660;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a8150 .functor AND 1, L_0x5555690a7550, L_0x5555690a7b10, C4<1>, C4<1>;
L_0x5555690a8330 .functor AND 1, L_0x5555690a7550, L_0x5555690a7ce0, C4<1>, C4<1>;
L_0x5555690a8430 .functor OR 1, L_0x5555690a8330, L_0x5555690a76d0, C4<0>, C4<0>;
L_0x5555690a8530 .functor OR 1, L_0x5555690a8150, L_0x5555690a8430, C4<0>, C4<0>;
L_0x5555690a85a0 .functor NOT 1, L_0x5555690a8530, C4<0>, C4<0>, C4<0>;
v0x5555688fddb0_0 .net "Ehigh", 0 0, L_0x5555690a7550;  1 drivers
v0x5555688fde70_0 .net "Elow", 0 0, L_0x5555690a7b10;  1 drivers
v0x5555688f2af0_0 .net "Lhigh", 0 0, L_0x5555690a76d0;  1 drivers
v0x555568a20f80_0 .net "Llow", 0 0, L_0x5555690a7ce0;  1 drivers
v0x555568a21050_0 .net *"_ivl_10", 0 0, L_0x5555690a8330;  1 drivers
v0x555568a5c710_0 .net *"_ivl_14", 0 0, L_0x5555690a8530;  1 drivers
v0x555568a5c7b0_0 .net "i_src_a", 1 0, L_0x5555690a8610;  1 drivers
v0x555568a510d0_0 .net "i_src_b", 1 0, L_0x5555690a86b0;  1 drivers
v0x555568a45a90_0 .net "o_eq", 0 0, L_0x5555690a8150;  alias, 1 drivers
v0x555568a45b50_0 .net "o_gt", 0 0, L_0x5555690a85a0;  1 drivers
v0x555568a3a450_0 .net "o_lt", 0 0, L_0x5555690a8430;  alias, 1 drivers
L_0x5555690a7960 .part L_0x5555690a8610, 1, 1;
L_0x5555690a7a00 .part L_0x5555690a86b0, 1, 1;
L_0x5555690a7f70 .part L_0x5555690a8610, 0, 1;
L_0x5555690a8060 .part L_0x5555690a86b0, 0, 1;
S_0x555568b04290 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568b016d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a74e0 .functor XOR 1, L_0x5555690a7960, L_0x5555690a7a00, C4<0>, C4<0>;
L_0x5555690a7550 .functor NOT 1, L_0x5555690a74e0, C4<0>, C4<0>, C4<0>;
L_0x5555690a7610 .functor NOT 1, L_0x5555690a7960, C4<0>, C4<0>, C4<0>;
L_0x5555690a76d0 .functor AND 1, L_0x5555690a7610, L_0x5555690a7a00, C4<1>, C4<1>;
L_0x5555690a7830 .functor OR 1, L_0x5555690a7550, L_0x5555690a76d0, C4<0>, C4<0>;
L_0x5555690a78a0 .functor NOT 1, L_0x5555690a7830, C4<0>, C4<0>, C4<0>;
v0x555568e00910_0 .net *"_ivl_0", 0 0, L_0x5555690a74e0;  1 drivers
v0x555568ccd820_0 .net *"_ivl_4", 0 0, L_0x5555690a7610;  1 drivers
v0x555568958a40_0 .net *"_ivl_8", 0 0, L_0x5555690a7830;  1 drivers
v0x55556895c9a0_0 .net "i_src_a", 0 0, L_0x5555690a7960;  1 drivers
v0x55556895ca60_0 .net "i_src_b", 0 0, L_0x5555690a7a00;  1 drivers
v0x555568958f10_0 .net "o_eq", 0 0, L_0x5555690a7550;  alias, 1 drivers
v0x555568958fb0_0 .net "o_gt", 0 0, L_0x5555690a78a0;  1 drivers
v0x555568952220_0 .net "o_lt", 0 0, L_0x5555690a76d0;  alias, 1 drivers
S_0x555568b06ca0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568b016d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a7aa0 .functor XOR 1, L_0x5555690a7f70, L_0x5555690a8060, C4<0>, C4<0>;
L_0x5555690a7b10 .functor NOT 1, L_0x5555690a7aa0, C4<0>, C4<0>, C4<0>;
L_0x5555690a7c20 .functor NOT 1, L_0x5555690a7f70, C4<0>, C4<0>, C4<0>;
L_0x5555690a7ce0 .functor AND 1, L_0x5555690a7c20, L_0x5555690a8060, C4<1>, C4<1>;
L_0x5555690a7e40 .functor OR 1, L_0x5555690a7b10, L_0x5555690a7ce0, C4<0>, C4<0>;
L_0x5555690a7eb0 .functor NOT 1, L_0x5555690a7e40, C4<0>, C4<0>, C4<0>;
v0x5555688fb610_0 .net *"_ivl_0", 0 0, L_0x5555690a7aa0;  1 drivers
v0x555568936cf0_0 .net *"_ivl_4", 0 0, L_0x5555690a7c20;  1 drivers
v0x55556892b6b0_0 .net *"_ivl_8", 0 0, L_0x5555690a7e40;  1 drivers
v0x555568920070_0 .net "i_src_a", 0 0, L_0x5555690a7f70;  1 drivers
v0x555568920130_0 .net "i_src_b", 0 0, L_0x5555690a8060;  1 drivers
v0x555568914a30_0 .net "o_eq", 0 0, L_0x5555690a7b10;  alias, 1 drivers
v0x555568914ad0_0 .net "o_gt", 0 0, L_0x5555690a7eb0;  1 drivers
v0x5555689093f0_0 .net "o_lt", 0 0, L_0x5555690a7ce0;  alias, 1 drivers
S_0x555568b0cd10 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568afb660;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a93c0 .functor AND 1, L_0x5555690a87c0, L_0x5555690a8d80, C4<1>, C4<1>;
L_0x5555690a95a0 .functor AND 1, L_0x5555690a87c0, L_0x5555690a8f50, C4<1>, C4<1>;
L_0x5555690a96a0 .functor OR 1, L_0x5555690a95a0, L_0x5555690a8940, C4<0>, C4<0>;
L_0x5555690a97a0 .functor OR 1, L_0x5555690a93c0, L_0x5555690a96a0, C4<0>, C4<0>;
L_0x5555690a9810 .functor NOT 1, L_0x5555690a97a0, C4<0>, C4<0>, C4<0>;
v0x5555689d00b0_0 .net "Ehigh", 0 0, L_0x5555690a87c0;  1 drivers
v0x5555689d0170_0 .net "Elow", 0 0, L_0x5555690a8d80;  1 drivers
v0x5555689ce320_0 .net "Lhigh", 0 0, L_0x5555690a8940;  1 drivers
v0x5555689c8160_0 .net "Llow", 0 0, L_0x5555690a8f50;  1 drivers
v0x5555689c8230_0 .net *"_ivl_10", 0 0, L_0x5555690a95a0;  1 drivers
v0x5555689c2050_0 .net *"_ivl_14", 0 0, L_0x5555690a97a0;  1 drivers
v0x5555689c20f0_0 .net "i_src_a", 1 0, L_0x5555690a9880;  1 drivers
v0x5555689c02c0_0 .net "i_src_b", 1 0, L_0x5555690a9920;  1 drivers
v0x5555689ba100_0 .net "o_eq", 0 0, L_0x5555690a93c0;  alias, 1 drivers
v0x5555689ba1c0_0 .net "o_gt", 0 0, L_0x5555690a9810;  1 drivers
v0x5555689b3f80_0 .net "o_lt", 0 0, L_0x5555690a96a0;  alias, 1 drivers
L_0x5555690a8bd0 .part L_0x5555690a9880, 1, 1;
L_0x5555690a8c70 .part L_0x5555690a9920, 1, 1;
L_0x5555690a91e0 .part L_0x5555690a9880, 0, 1;
L_0x5555690a92d0 .part L_0x5555690a9920, 0, 1;
S_0x555568b0f8d0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568b0cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a8750 .functor XOR 1, L_0x5555690a8bd0, L_0x5555690a8c70, C4<0>, C4<0>;
L_0x5555690a87c0 .functor NOT 1, L_0x5555690a8750, C4<0>, C4<0>, C4<0>;
L_0x5555690a8880 .functor NOT 1, L_0x5555690a8bd0, C4<0>, C4<0>, C4<0>;
L_0x5555690a8940 .functor AND 1, L_0x5555690a8880, L_0x5555690a8c70, C4<1>, C4<1>;
L_0x5555690a8aa0 .functor OR 1, L_0x5555690a87c0, L_0x5555690a8940, C4<0>, C4<0>;
L_0x5555690a8b10 .functor NOT 1, L_0x5555690a8aa0, C4<0>, C4<0>, C4<0>;
v0x555568a23880_0 .net *"_ivl_0", 0 0, L_0x5555690a8750;  1 drivers
v0x555568a18360_0 .net *"_ivl_4", 0 0, L_0x5555690a8880;  1 drivers
v0x5555689774c0_0 .net *"_ivl_8", 0 0, L_0x5555690a8aa0;  1 drivers
v0x5555689f1730_0 .net "i_src_a", 0 0, L_0x5555690a8bd0;  1 drivers
v0x5555689f17f0_0 .net "i_src_b", 0 0, L_0x5555690a8c70;  1 drivers
v0x5555689efac0_0 .net "o_eq", 0 0, L_0x5555690a87c0;  alias, 1 drivers
v0x5555689efb60_0 .net "o_gt", 0 0, L_0x5555690a8b10;  1 drivers
v0x5555689ede50_0 .net "o_lt", 0 0, L_0x5555690a8940;  alias, 1 drivers
S_0x555568af6090 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568b0cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690a8d10 .functor XOR 1, L_0x5555690a91e0, L_0x5555690a92d0, C4<0>, C4<0>;
L_0x5555690a8d80 .functor NOT 1, L_0x5555690a8d10, C4<0>, C4<0>, C4<0>;
L_0x5555690a8e90 .functor NOT 1, L_0x5555690a91e0, C4<0>, C4<0>, C4<0>;
L_0x5555690a8f50 .functor AND 1, L_0x5555690a8e90, L_0x5555690a92d0, C4<1>, C4<1>;
L_0x5555690a90b0 .functor OR 1, L_0x5555690a8d80, L_0x5555690a8f50, C4<0>, C4<0>;
L_0x5555690a9120 .functor NOT 1, L_0x5555690a90b0, C4<0>, C4<0>, C4<0>;
v0x5555689ec170_0 .net *"_ivl_0", 0 0, L_0x5555690a8d10;  1 drivers
v0x5555689e5f00_0 .net *"_ivl_4", 0 0, L_0x5555690a8e90;  1 drivers
v0x5555689dfdf0_0 .net *"_ivl_8", 0 0, L_0x5555690a90b0;  1 drivers
v0x5555689de060_0 .net "i_src_a", 0 0, L_0x5555690a91e0;  1 drivers
v0x5555689de120_0 .net "i_src_b", 0 0, L_0x5555690a92d0;  1 drivers
v0x5555689d7ea0_0 .net "o_eq", 0 0, L_0x5555690a8d80;  alias, 1 drivers
v0x5555689d7f40_0 .net "o_gt", 0 0, L_0x5555690a9120;  1 drivers
v0x5555689d1d20_0 .net "o_lt", 0 0, L_0x5555690a8f50;  alias, 1 drivers
S_0x555568beb400 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x555568af8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690ac540 .functor AND 1, L_0x5555690aac80, L_0x5555690abef0, C4<1>, C4<1>;
L_0x5555690ac720 .functor AND 1, L_0x5555690aac80, L_0x5555690ac1d0, C4<1>, C4<1>;
L_0x5555690ac820 .functor OR 1, L_0x5555690ac720, L_0x5555690aaf60, C4<0>, C4<0>;
L_0x5555690ac920 .functor OR 1, L_0x5555690ac540, L_0x5555690ac820, C4<0>, C4<0>;
L_0x5555690ac990 .functor NOT 1, L_0x5555690ac920, C4<0>, C4<0>, C4<0>;
v0x555568959c70_0 .net "Ehigh", 0 0, L_0x5555690aac80;  1 drivers
v0x555568959d30_0 .net "Elow", 0 0, L_0x5555690abef0;  1 drivers
v0x5555688e49d0_0 .net "Lhigh", 0 0, L_0x5555690aaf60;  1 drivers
v0x555568de33c0_0 .net "Llow", 0 0, L_0x5555690ac1d0;  1 drivers
v0x555568de3490_0 .net *"_ivl_10", 0 0, L_0x5555690ac720;  1 drivers
v0x555568e58a70_0 .net *"_ivl_14", 0 0, L_0x5555690ac920;  1 drivers
v0x555568e58b10_0 .net "i_src_a", 3 0, L_0x5555690aca00;  1 drivers
v0x555568a70680_0 .net "i_src_b", 3 0, L_0x5555690acaa0;  1 drivers
v0x555568a70740_0 .net "o_eq", 0 0, L_0x5555690ac540;  alias, 1 drivers
v0x555568ae5d30_0 .net "o_gt", 0 0, L_0x5555690ac990;  1 drivers
v0x555568ae5df0_0 .net "o_lt", 0 0, L_0x5555690ac820;  alias, 1 drivers
L_0x5555690ab140 .part L_0x5555690aca00, 2, 2;
L_0x5555690ab1e0 .part L_0x5555690acaa0, 2, 2;
L_0x5555690ac3b0 .part L_0x5555690aca00, 0, 2;
L_0x5555690ac450 .part L_0x5555690acaa0, 0, 2;
S_0x555568bf0e70 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568beb400;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690aac80 .functor AND 1, L_0x5555690aa080, L_0x5555690aa640, C4<1>, C4<1>;
L_0x5555690aae60 .functor AND 1, L_0x5555690aa080, L_0x5555690aa810, C4<1>, C4<1>;
L_0x5555690aaf60 .functor OR 1, L_0x5555690aae60, L_0x5555690aa200, C4<0>, C4<0>;
L_0x5555690ab060 .functor OR 1, L_0x5555690aac80, L_0x5555690aaf60, C4<0>, C4<0>;
L_0x5555690ab0d0 .functor NOT 1, L_0x5555690ab060, C4<0>, C4<0>, C4<0>;
v0x555568af3440_0 .net "Ehigh", 0 0, L_0x5555690aa080;  1 drivers
v0x555568ae81e0_0 .net "Elow", 0 0, L_0x5555690aa640;  1 drivers
v0x555568ae82b0_0 .net "Lhigh", 0 0, L_0x5555690aa200;  1 drivers
v0x555568ba7b60_0 .net "Llow", 0 0, L_0x5555690aa810;  1 drivers
v0x555568ba7c30_0 .net *"_ivl_10", 0 0, L_0x5555690aae60;  1 drivers
v0x555568be31e0_0 .net *"_ivl_14", 0 0, L_0x5555690ab060;  1 drivers
v0x555568be3280_0 .net "i_src_a", 1 0, L_0x5555690ab140;  1 drivers
v0x555568bd7ba0_0 .net "i_src_b", 1 0, L_0x5555690ab1e0;  1 drivers
v0x555568bcc560_0 .net "o_eq", 0 0, L_0x5555690aac80;  alias, 1 drivers
v0x555568bcc620_0 .net "o_gt", 0 0, L_0x5555690ab0d0;  1 drivers
v0x555568bc0f20_0 .net "o_lt", 0 0, L_0x5555690aaf60;  alias, 1 drivers
L_0x5555690aa490 .part L_0x5555690ab140, 1, 1;
L_0x5555690aa530 .part L_0x5555690ab1e0, 1, 1;
L_0x5555690aaaa0 .part L_0x5555690ab140, 0, 1;
L_0x5555690aab90 .part L_0x5555690ab1e0, 0, 1;
S_0x555568bf3a30 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568bf0e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690aa010 .functor XOR 1, L_0x5555690aa490, L_0x5555690aa530, C4<0>, C4<0>;
L_0x5555690aa080 .functor NOT 1, L_0x5555690aa010, C4<0>, C4<0>, C4<0>;
L_0x5555690aa140 .functor NOT 1, L_0x5555690aa490, C4<0>, C4<0>, C4<0>;
L_0x5555690aa200 .functor AND 1, L_0x5555690aa140, L_0x5555690aa530, C4<1>, C4<1>;
L_0x5555690aa360 .functor OR 1, L_0x5555690aa080, L_0x5555690aa200, C4<0>, C4<0>;
L_0x5555690aa3d0 .functor NOT 1, L_0x5555690aa360, C4<0>, C4<0>, C4<0>;
v0x555568990c20_0 .net *"_ivl_0", 0 0, L_0x5555690aa010;  1 drivers
v0x55556898a9b0_0 .net *"_ivl_4", 0 0, L_0x5555690aa140;  1 drivers
v0x5555689848a0_0 .net *"_ivl_8", 0 0, L_0x5555690aa360;  1 drivers
v0x555568982b10_0 .net "i_src_a", 0 0, L_0x5555690aa490;  1 drivers
v0x555568982bd0_0 .net "i_src_b", 0 0, L_0x5555690aa530;  1 drivers
v0x55556897c950_0 .net "o_eq", 0 0, L_0x5555690aa080;  alias, 1 drivers
v0x55556897c9f0_0 .net "o_gt", 0 0, L_0x5555690aa3d0;  1 drivers
v0x555568bf78e0_0 .net "o_lt", 0 0, L_0x5555690aa200;  alias, 1 drivers
S_0x555568bf6440 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568bf0e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690aa5d0 .functor XOR 1, L_0x5555690aaaa0, L_0x5555690aab90, C4<0>, C4<0>;
L_0x5555690aa640 .functor NOT 1, L_0x5555690aa5d0, C4<0>, C4<0>, C4<0>;
L_0x5555690aa750 .functor NOT 1, L_0x5555690aaaa0, C4<0>, C4<0>, C4<0>;
L_0x5555690aa810 .functor AND 1, L_0x5555690aa750, L_0x5555690aab90, C4<1>, C4<1>;
L_0x5555690aa970 .functor OR 1, L_0x5555690aa640, L_0x5555690aa810, C4<0>, C4<0>;
L_0x5555690aa9e0 .functor NOT 1, L_0x5555690aa970, C4<0>, C4<0>, C4<0>;
v0x555568af0db0_0 .net *"_ivl_0", 0 0, L_0x5555690aa5d0;  1 drivers
v0x555568b2c380_0 .net *"_ivl_4", 0 0, L_0x5555690aa750;  1 drivers
v0x555568b20d40_0 .net *"_ivl_8", 0 0, L_0x5555690aa970;  1 drivers
v0x555568b15700_0 .net "i_src_a", 0 0, L_0x5555690aaaa0;  1 drivers
v0x555568b157c0_0 .net "i_src_b", 0 0, L_0x5555690aab90;  1 drivers
v0x555568b0a0c0_0 .net "o_eq", 0 0, L_0x5555690aa640;  alias, 1 drivers
v0x555568b0a160_0 .net "o_gt", 0 0, L_0x5555690aa9e0;  1 drivers
v0x555568afea80_0 .net "o_lt", 0 0, L_0x5555690aa810;  alias, 1 drivers
S_0x555568aead30 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568beb400;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690abef0 .functor AND 1, L_0x5555690ab2f0, L_0x5555690ab8b0, C4<1>, C4<1>;
L_0x5555690ac0d0 .functor AND 1, L_0x5555690ab2f0, L_0x5555690aba80, C4<1>, C4<1>;
L_0x5555690ac1d0 .functor OR 1, L_0x5555690ac0d0, L_0x5555690ab470, C4<0>, C4<0>;
L_0x5555690ac2d0 .functor OR 1, L_0x5555690abef0, L_0x5555690ac1d0, C4<0>, C4<0>;
L_0x5555690ac340 .functor NOT 1, L_0x5555690ac2d0, C4<0>, C4<0>, C4<0>;
v0x555568ad1dc0_0 .net "Ehigh", 0 0, L_0x5555690ab2f0;  1 drivers
v0x555568ad1e80_0 .net "Elow", 0 0, L_0x5555690ab8b0;  1 drivers
v0x555568ac6780_0 .net "Lhigh", 0 0, L_0x5555690ab470;  1 drivers
v0x555568abb140_0 .net "Llow", 0 0, L_0x5555690aba80;  1 drivers
v0x555568abb210_0 .net *"_ivl_10", 0 0, L_0x5555690ac0d0;  1 drivers
v0x555568aafb00_0 .net *"_ivl_14", 0 0, L_0x5555690ac2d0;  1 drivers
v0x555568aafba0_0 .net "i_src_a", 1 0, L_0x5555690ac3b0;  1 drivers
v0x555568aa44c0_0 .net "i_src_b", 1 0, L_0x5555690ac450;  1 drivers
v0x555568a98e80_0 .net "o_eq", 0 0, L_0x5555690abef0;  alias, 1 drivers
v0x555568a98f40_0 .net "o_gt", 0 0, L_0x5555690ac340;  1 drivers
v0x555568a8db20_0 .net "o_lt", 0 0, L_0x5555690ac1d0;  alias, 1 drivers
L_0x5555690ab700 .part L_0x5555690ac3b0, 1, 1;
L_0x5555690ab7a0 .part L_0x5555690ac450, 1, 1;
L_0x5555690abd10 .part L_0x5555690ac3b0, 0, 1;
L_0x5555690abe00 .part L_0x5555690ac450, 0, 1;
S_0x555568aed8f0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568aead30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690ab280 .functor XOR 1, L_0x5555690ab700, L_0x5555690ab7a0, C4<0>, C4<0>;
L_0x5555690ab2f0 .functor NOT 1, L_0x5555690ab280, C4<0>, C4<0>, C4<0>;
L_0x5555690ab3b0 .functor NOT 1, L_0x5555690ab700, C4<0>, C4<0>, C4<0>;
L_0x5555690ab470 .functor AND 1, L_0x5555690ab3b0, L_0x5555690ab7a0, C4<1>, C4<1>;
L_0x5555690ab5d0 .functor OR 1, L_0x5555690ab2f0, L_0x5555690ab470, C4<0>, C4<0>;
L_0x5555690ab640 .functor NOT 1, L_0x5555690ab5d0, C4<0>, C4<0>, C4<0>;
v0x555568baa350_0 .net *"_ivl_0", 0 0, L_0x5555690ab280;  1 drivers
v0x555568b9ef40_0 .net *"_ivl_4", 0 0, L_0x5555690ab3b0;  1 drivers
v0x555568b9f000_0 .net *"_ivl_8", 0 0, L_0x5555690ab5d0;  1 drivers
v0x555568b4b5b0_0 .net "i_src_a", 0 0, L_0x5555690ab700;  1 drivers
v0x555568b4b650_0 .net "i_src_b", 0 0, L_0x5555690ab7a0;  1 drivers
v0x555568b86c30_0 .net "o_eq", 0 0, L_0x5555690ab2f0;  alias, 1 drivers
v0x555568b86cf0_0 .net "o_gt", 0 0, L_0x5555690ab640;  1 drivers
v0x555568b7b5f0_0 .net "o_lt", 0 0, L_0x5555690ab470;  alias, 1 drivers
S_0x555568af0300 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568aead30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555690ab840 .functor XOR 1, L_0x5555690abd10, L_0x5555690abe00, C4<0>, C4<0>;
L_0x5555690ab8b0 .functor NOT 1, L_0x5555690ab840, C4<0>, C4<0>, C4<0>;
L_0x5555690ab9c0 .functor NOT 1, L_0x5555690abd10, C4<0>, C4<0>, C4<0>;
L_0x5555690aba80 .functor AND 1, L_0x5555690ab9c0, L_0x5555690abe00, C4<1>, C4<1>;
L_0x5555690abbe0 .functor OR 1, L_0x5555690ab8b0, L_0x5555690aba80, C4<0>, C4<0>;
L_0x5555690abc50 .functor NOT 1, L_0x5555690abbe0, C4<0>, C4<0>, C4<0>;
v0x555568b70060_0 .net *"_ivl_0", 0 0, L_0x5555690ab840;  1 drivers
v0x555568b64970_0 .net *"_ivl_4", 0 0, L_0x5555690ab9c0;  1 drivers
v0x555568b59330_0 .net *"_ivl_8", 0 0, L_0x5555690abbe0;  1 drivers
v0x555568b4dcf0_0 .net "i_src_a", 0 0, L_0x5555690abd10;  1 drivers
v0x555568b4ddb0_0 .net "i_src_b", 0 0, L_0x5555690abe00;  1 drivers
v0x555568b42a30_0 .net "o_eq", 0 0, L_0x5555690ab8b0;  alias, 1 drivers
v0x555568b42ad0_0 .net "o_gt", 0 0, L_0x5555690abc50;  1 drivers
v0x555568a96740_0 .net "o_lt", 0 0, L_0x5555690aba80;  alias, 1 drivers
S_0x555568b99e90 .scope module, "ctrl" "control_unit" 24 127, 26 28 0, S_0x555568a7c110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /INPUT 1 "i_br_less";
    .port_info 2 /INPUT 1 "i_br_equal";
    .port_info 3 /OUTPUT 1 "o_br_un";
    .port_info 4 /OUTPUT 1 "o_rd_wren";
    .port_info 5 /OUTPUT 1 "o_mem_wren";
    .port_info 6 /OUTPUT 2 "o_wb_sel";
    .port_info 7 /OUTPUT 1 "o_pc_sel";
    .port_info 8 /OUTPUT 2 "o_opa_sel";
    .port_info 9 /OUTPUT 1 "o_insn_vld";
    .port_info 10 /OUTPUT 1 "o_opb_sel";
    .port_info 11 /OUTPUT 4 "o_alu_op";
L_0x5555690afb00 .functor OR 1, L_0x5555690af920, L_0x5555690afa10, C4<0>, C4<0>;
L_0x5555690afd50 .functor OR 1, L_0x5555690afb00, L_0x5555690afc10, C4<0>, C4<0>;
L_0x5555690b0160 .functor OR 1, L_0x5555690afd50, L_0x5555690afe60, C4<0>, C4<0>;
L_0x5555690b03c0 .functor OR 1, L_0x5555690b0160, L_0x5555690b0270, C4<0>, C4<0>;
L_0x5555690b0570 .functor OR 1, L_0x5555690b03c0, L_0x5555690b0480, C4<0>, C4<0>;
L_0x5555690b07e0 .functor OR 1, L_0x5555690b0570, L_0x5555690b0680, C4<0>, C4<0>;
L_0x5555690b09e0 .functor OR 1, L_0x5555690b07e0, L_0x5555690b08f0, C4<0>, C4<0>;
L_0x5555690b0770 .functor OR 1, L_0x5555690b09e0, L_0x5555690b0af0, C4<0>, C4<0>;
L_0x5555690b0e40 .functor NOT 1, L_0x5555690af830, C4<0>, C4<0>, C4<0>;
L_0x5555690b0f00 .functor AND 1, L_0x5555690b0d50, L_0x5555690b0e40, C4<1>, C4<1>;
L_0x5555690b1010 .functor AND 1, L_0x5555690b0f00, L_0x5555690b0770, C4<1>, C4<1>;
L_0x7f38a6a72918 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x555568ac0950_0 .net/2u *"_ivl_12", 6 0, L_0x7f38a6a72918;  1 drivers
v0x555568ac0a30_0 .net *"_ivl_14", 0 0, L_0x5555690af920;  1 drivers
L_0x7f38a6a72960 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x555568abdd90_0 .net/2u *"_ivl_16", 6 0, L_0x7f38a6a72960;  1 drivers
v0x555568abde60_0 .net *"_ivl_18", 0 0, L_0x5555690afa10;  1 drivers
v0x555568ab7d20_0 .net *"_ivl_20", 0 0, L_0x5555690afb00;  1 drivers
L_0x7f38a6a729a8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x555568ab7e00_0 .net/2u *"_ivl_22", 6 0, L_0x7f38a6a729a8;  1 drivers
v0x555568ab5310_0 .net *"_ivl_24", 0 0, L_0x5555690afc10;  1 drivers
v0x555568ab53d0_0 .net *"_ivl_26", 0 0, L_0x5555690afd50;  1 drivers
L_0x7f38a6a729f0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x555568ab2750_0 .net/2u *"_ivl_28", 6 0, L_0x7f38a6a729f0;  1 drivers
v0x555568ab2810_0 .net *"_ivl_30", 0 0, L_0x5555690afe60;  1 drivers
v0x555568aac6e0_0 .net *"_ivl_32", 0 0, L_0x5555690b0160;  1 drivers
L_0x7f38a6a72a38 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555568aac7c0_0 .net/2u *"_ivl_34", 6 0, L_0x7f38a6a72a38;  1 drivers
v0x555568aa9cd0_0 .net *"_ivl_36", 0 0, L_0x5555690b0270;  1 drivers
v0x555568aa9d90_0 .net *"_ivl_38", 0 0, L_0x5555690b03c0;  1 drivers
L_0x7f38a6a72a80 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555568aa7110_0 .net/2u *"_ivl_40", 6 0, L_0x7f38a6a72a80;  1 drivers
v0x555568aa71d0_0 .net *"_ivl_42", 0 0, L_0x5555690b0480;  1 drivers
v0x555568aa10a0_0 .net *"_ivl_44", 0 0, L_0x5555690b0570;  1 drivers
L_0x7f38a6a72ac8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555568aa1180_0 .net/2u *"_ivl_46", 6 0, L_0x7f38a6a72ac8;  1 drivers
v0x555568a9e690_0 .net *"_ivl_48", 0 0, L_0x5555690b0680;  1 drivers
v0x555568a9e750_0 .net *"_ivl_50", 0 0, L_0x5555690b07e0;  1 drivers
L_0x7f38a6a72b10 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x555568a9bad0_0 .net/2u *"_ivl_52", 6 0, L_0x7f38a6a72b10;  1 drivers
v0x555568a9bb90_0 .net *"_ivl_54", 0 0, L_0x5555690b08f0;  1 drivers
v0x555568a95d40_0 .net *"_ivl_56", 0 0, L_0x5555690b09e0;  1 drivers
L_0x7f38a6a72b58 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x555568a95e20_0 .net/2u *"_ivl_58", 6 0, L_0x7f38a6a72b58;  1 drivers
v0x555568a93330_0 .net *"_ivl_60", 0 0, L_0x5555690b0af0;  1 drivers
L_0x7f38a6a72ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568a933f0_0 .net/2u *"_ivl_64", 31 0, L_0x7f38a6a72ba0;  1 drivers
v0x555568a90770_0 .net *"_ivl_66", 0 0, L_0x5555690b0d50;  1 drivers
v0x555568a90810_0 .net *"_ivl_68", 0 0, L_0x5555690b0e40;  1 drivers
v0x555568fb7860_0 .net *"_ivl_7", 0 0, L_0x5555690af790;  1 drivers
v0x555568fb7920_0 .net *"_ivl_70", 0 0, L_0x5555690b0f00;  1 drivers
L_0x7f38a6a728d0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x555568fb4cf0_0 .net *"_ivl_8", 0 0, L_0x7f38a6a728d0;  1 drivers
v0x555568fb4dd0_0 .net "funct3", 2 0, L_0x5555690ad950;  1 drivers
v0x555568fb50d0_0 .net "funct7", 6 0, L_0x5555690ad9f0;  1 drivers
v0x555568fb5170_0 .net "i_br_equal", 0 0, v0x555568ba47f0_0;  alias, 1 drivers
v0x555568fa1e50_0 .net "i_br_less", 0 0, v0x555568ba1b90_0;  alias, 1 drivers
v0x555568fa1ef0_0 .net "i_instr", 31 0, v0x555568cbe9e0_0;  alias, 1 drivers
v0x555568fa1a70_0 .net "insn_has_x", 0 0, L_0x5555690af830;  1 drivers
v0x555568fa1b10_0 .net "o_alu_op", 3 0, v0x555568b7e240_0;  alias, 1 drivers
v0x555568cc0160_0 .net "o_br_un", 0 0, v0x555568ae2610_0;  alias, 1 drivers
v0x555568cc0200_0 .net "o_insn_vld", 0 0, L_0x5555690b1010;  alias, 1 drivers
v0x555568cbf690_0 .net "o_mem_wren", 0 0, L_0x5555690aea60;  alias, 1 drivers
v0x555568cbf730_0 .net "o_opa_sel", 1 0, L_0x5555690af680;  alias, 1 drivers
v0x555568cbd8b0_0 .net "o_opb_sel", 0 0, L_0x5555690af070;  alias, 1 drivers
v0x555568cbd950_0 .net "o_pc_sel", 0 0, v0x555568ac94a0_0;  alias, 1 drivers
v0x555568cb2870_0 .net "o_rd_wren", 0 0, L_0x5555690ae950;  alias, 1 drivers
v0x555568cb2960_0 .net "o_wb_sel", 1 0, L_0x5555690af1b0;  alias, 1 drivers
v0x555568ca7230_0 .net "opcode", 6 0, L_0x5555690ad8b0;  1 drivers
v0x555568ca7320_0 .net "valid_opcode", 0 0, L_0x5555690b0770;  1 drivers
L_0x5555690ad8b0 .part v0x555568cbe9e0_0, 0, 7;
L_0x5555690ad950 .part v0x555568cbe9e0_0, 12, 3;
L_0x5555690ad9f0 .part v0x555568cbe9e0_0, 25, 7;
L_0x5555690af790 .reduce/xor v0x555568cbe9e0_0;
L_0x5555690af830 .cmp/eeq 1, L_0x5555690af790, L_0x7f38a6a728d0;
L_0x5555690af920 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72918;
L_0x5555690afa10 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72960;
L_0x5555690afc10 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a729a8;
L_0x5555690afe60 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a729f0;
L_0x5555690b0270 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72a38;
L_0x5555690b0480 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72a80;
L_0x5555690b0680 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72ac8;
L_0x5555690b08f0 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72b10;
L_0x5555690b0af0 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72b58;
L_0x5555690b0d50 .cmp/ne 32, v0x555568cbe9e0_0, L_0x7f38a6a72ba0;
S_0x555568b83810 .scope module, "alu_dec" "ALUDecoder" 26 67, 26 240 0, S_0x555568b99e90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_op";
v0x555568b7e240_0 .var "alu_op", 3 0;
v0x555568b7e330_0 .net "funct3", 2 0, L_0x5555690ad950;  alias, 1 drivers
v0x555568b781d0_0 .net "funct7", 6 0, L_0x5555690ad9f0;  alias, 1 drivers
v0x555568b782a0_0 .net "opcode", 6 0, L_0x5555690ad8b0;  alias, 1 drivers
E_0x555568b71e60 .event anyedge, v0x555568b782a0_0, v0x555568b7e330_0, v0x555568b781d0_0;
S_0x555568b89880 .scope module, "main_dec" "MainDecoder" 26 52, 26 129 0, S_0x555568b99e90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "br_less";
    .port_info 3 /INPUT 1 "br_equal";
    .port_info 4 /OUTPUT 1 "br_un";
    .port_info 5 /OUTPUT 1 "rd_wren";
    .port_info 6 /OUTPUT 1 "mem_wren";
    .port_info 7 /OUTPUT 2 "wb_sel";
    .port_info 8 /OUTPUT 1 "pc_sel";
    .port_info 9 /OUTPUT 2 "opa_sel";
    .port_info 10 /OUTPUT 1 "opb_sel";
L_0x5555690ae400 .functor OR 1, L_0x5555690ada90, L_0x5555690adbc0, C4<0>, C4<0>;
L_0x5555690ae510 .functor OR 1, L_0x5555690ae400, L_0x5555690adc60, C4<0>, C4<0>;
L_0x5555690ae620 .functor OR 1, L_0x5555690ae510, L_0x5555690adff0, C4<0>, C4<0>;
L_0x5555690ae730 .functor OR 1, L_0x5555690ae620, L_0x5555690ae0e0, C4<0>, C4<0>;
L_0x5555690ae840 .functor OR 1, L_0x5555690ae730, L_0x5555690ae1d0, C4<0>, C4<0>;
L_0x5555690ae950 .functor OR 1, L_0x5555690ae840, L_0x5555690ae310, C4<0>, C4<0>;
L_0x5555690aea60 .functor BUFZ 1, L_0x5555690add00, C4<0>, C4<0>, C4<0>;
L_0x5555690aeb20 .functor OR 1, L_0x5555690adbc0, L_0x5555690adc60, C4<0>, C4<0>;
L_0x5555690aebe0 .functor OR 1, L_0x5555690aeb20, L_0x5555690add00, C4<0>, C4<0>;
L_0x5555690aeca0 .functor OR 1, L_0x5555690aebe0, L_0x5555690addf0, C4<0>, C4<0>;
L_0x5555690aee10 .functor OR 1, L_0x5555690aeca0, L_0x5555690adff0, C4<0>, C4<0>;
L_0x5555690aee80 .functor OR 1, L_0x5555690aee10, L_0x5555690ae0e0, C4<0>, C4<0>;
L_0x5555690aefb0 .functor OR 1, L_0x5555690aee80, L_0x5555690ae1d0, C4<0>, C4<0>;
L_0x5555690af070 .functor OR 1, L_0x5555690aefb0, L_0x5555690ae310, C4<0>, C4<0>;
L_0x5555690aef40 .functor BUFZ 1, L_0x5555690adc60, C4<0>, C4<0>, C4<0>;
L_0x5555690af250 .functor OR 1, L_0x5555690adff0, L_0x5555690ae0e0, C4<0>, C4<0>;
L_0x5555690af470 .functor OR 1, L_0x5555690addf0, L_0x5555690adff0, C4<0>, C4<0>;
L_0x5555690af4e0 .functor OR 1, L_0x5555690af470, L_0x5555690ae310, C4<0>, C4<0>;
L_0x5555690af720 .functor BUFZ 1, L_0x5555690ae1d0, C4<0>, C4<0>, C4<0>;
L_0x7f38a6a72648 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x555568b757c0_0 .net/2u *"_ivl_0", 6 0, L_0x7f38a6a72648;  1 drivers
L_0x7f38a6a72720 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x555568b72c00_0 .net/2u *"_ivl_12", 6 0, L_0x7f38a6a72720;  1 drivers
L_0x7f38a6a72768 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555568b72ce0_0 .net/2u *"_ivl_16", 6 0, L_0x7f38a6a72768;  1 drivers
L_0x7f38a6a727b0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555568b6cb90_0 .net/2u *"_ivl_20", 6 0, L_0x7f38a6a727b0;  1 drivers
L_0x7f38a6a727f8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555568b6cc50_0 .net/2u *"_ivl_24", 6 0, L_0x7f38a6a727f8;  1 drivers
L_0x7f38a6a72840 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x555568b6a180_0 .net/2u *"_ivl_28", 6 0, L_0x7f38a6a72840;  1 drivers
L_0x7f38a6a72888 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x555568b6a240_0 .net/2u *"_ivl_32", 6 0, L_0x7f38a6a72888;  1 drivers
v0x555568b675c0_0 .net *"_ivl_36", 0 0, L_0x5555690ae400;  1 drivers
v0x555568b67680_0 .net *"_ivl_38", 0 0, L_0x5555690ae510;  1 drivers
L_0x7f38a6a72690 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x555568b61550_0 .net/2u *"_ivl_4", 6 0, L_0x7f38a6a72690;  1 drivers
v0x555568b61610_0 .net *"_ivl_40", 0 0, L_0x5555690ae620;  1 drivers
v0x555568b5eb40_0 .net *"_ivl_42", 0 0, L_0x5555690ae730;  1 drivers
v0x555568b5ec00_0 .net *"_ivl_44", 0 0, L_0x5555690ae840;  1 drivers
v0x555568b5bf80_0 .net *"_ivl_50", 0 0, L_0x5555690aeb20;  1 drivers
v0x555568b5c040_0 .net *"_ivl_52", 0 0, L_0x5555690aebe0;  1 drivers
v0x555568b55f10_0 .net *"_ivl_54", 0 0, L_0x5555690aeca0;  1 drivers
v0x555568b55fd0_0 .net *"_ivl_56", 0 0, L_0x5555690aee10;  1 drivers
v0x555568b50940_0 .net *"_ivl_58", 0 0, L_0x5555690aee80;  1 drivers
v0x555568b50a20_0 .net *"_ivl_60", 0 0, L_0x5555690aefb0;  1 drivers
v0x555568b4abb0_0 .net *"_ivl_67", 0 0, L_0x5555690aef40;  1 drivers
v0x555568b4ac70_0 .net *"_ivl_71", 0 0, L_0x5555690af250;  1 drivers
v0x555568b481a0_0 .net *"_ivl_75", 0 0, L_0x5555690af470;  1 drivers
v0x555568b48260_0 .net *"_ivl_77", 0 0, L_0x5555690af4e0;  1 drivers
L_0x7f38a6a726d8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x555568b455e0_0 .net/2u *"_ivl_8", 6 0, L_0x7f38a6a726d8;  1 drivers
v0x555568b456a0_0 .net *"_ivl_83", 0 0, L_0x5555690af720;  1 drivers
v0x555568ae5020_0 .net "br_equal", 0 0, v0x555568ba47f0_0;  alias, 1 drivers
v0x555568ae50c0_0 .net "br_less", 0 0, v0x555568ba1b90_0;  alias, 1 drivers
v0x555568ae2610_0 .var "br_un", 0 0;
v0x555568ae26e0_0 .net "funct3", 2 0, L_0x5555690ad950;  alias, 1 drivers
v0x555568adfa50_0 .net "is_auipc", 0 0, L_0x5555690ae310;  1 drivers
v0x555568adfaf0_0 .net "is_branch", 0 0, L_0x5555690addf0;  1 drivers
v0x555568ad9fe0_0 .net "is_itype", 0 0, L_0x5555690adbc0;  1 drivers
v0x555568ada080_0 .net "is_jal", 0 0, L_0x5555690adff0;  1 drivers
v0x555568ad75d0_0 .net "is_jalr", 0 0, L_0x5555690ae0e0;  1 drivers
v0x555568ad7670_0 .net "is_load", 0 0, L_0x5555690adc60;  1 drivers
v0x555568ad4a10_0 .net "is_lui", 0 0, L_0x5555690ae1d0;  1 drivers
v0x555568ad4ad0_0 .net "is_rtype", 0 0, L_0x5555690ada90;  1 drivers
v0x555568ace9a0_0 .net "is_store", 0 0, L_0x5555690add00;  1 drivers
v0x555568acea60_0 .net "mem_wren", 0 0, L_0x5555690aea60;  alias, 1 drivers
v0x555568acbf90_0 .net "opa_sel", 1 0, L_0x5555690af680;  alias, 1 drivers
v0x555568acc030_0 .net "opb_sel", 0 0, L_0x5555690af070;  alias, 1 drivers
v0x555568ac93d0_0 .net "opcode", 6 0, L_0x5555690ad8b0;  alias, 1 drivers
v0x555568ac94a0_0 .var "pc_sel", 0 0;
v0x555568ac3360_0 .net "rd_wren", 0 0, L_0x5555690ae950;  alias, 1 drivers
v0x555568ac3430_0 .net "wb_sel", 1 0, L_0x5555690af1b0;  alias, 1 drivers
E_0x555568f1c7d0/0 .event anyedge, v0x555568adfaf0_0, v0x555568b7e330_0, v0x555568ba47f0_0, v0x555568ba1b90_0;
E_0x555568f1c7d0/1 .event anyedge, v0x555568ada080_0, v0x555568ad75d0_0;
E_0x555568f1c7d0 .event/or E_0x555568f1c7d0/0, E_0x555568f1c7d0/1;
L_0x5555690ada90 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72648;
L_0x5555690adbc0 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72690;
L_0x5555690adc60 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a726d8;
L_0x5555690add00 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72720;
L_0x5555690addf0 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72768;
L_0x5555690adff0 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a727b0;
L_0x5555690ae0e0 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a727f8;
L_0x5555690ae1d0 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72840;
L_0x5555690ae310 .cmp/eq 7, L_0x5555690ad8b0, L_0x7f38a6a72888;
L_0x5555690af1b0 .concat8 [ 1 1 0 0], L_0x5555690aef40, L_0x5555690af250;
L_0x5555690af680 .concat8 [ 1 1 0 0], L_0x5555690af4e0, L_0x5555690af720;
S_0x555568b8c440 .scope module, "ig" "imm_gen" 24 148, 27 7 0, S_0x555568a7c110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /OUTPUT 32 "o_imm_out";
v0x555568cad2a0_0 .net *"_ivl_11", 0 0, L_0x5555690b2040;  1 drivers
v0x555568cad380_0 .net *"_ivl_13", 5 0, L_0x5555690b20e0;  1 drivers
v0x555568c9f020_0 .net *"_ivl_15", 3 0, L_0x5555690b2180;  1 drivers
L_0x7f38a6a72be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568c9f0f0_0 .net/2u *"_ivl_16", 0 0, L_0x7f38a6a72be8;  1 drivers
v0x555568ca4820_0 .net *"_ivl_21", 0 0, L_0x5555690b27c0;  1 drivers
v0x555568ca1c60_0 .net *"_ivl_23", 7 0, L_0x5555690b28c0;  1 drivers
v0x555568ca1d40_0 .net *"_ivl_25", 0 0, L_0x5555690b2960;  1 drivers
v0x555568c939e0_0 .net *"_ivl_27", 9 0, L_0x5555690b2a70;  1 drivers
L_0x7f38a6a72c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568c93aa0_0 .net/2u *"_ivl_28", 0 0, L_0x7f38a6a72c30;  1 drivers
v0x555568c991e0_0 .net *"_ivl_3", 6 0, L_0x5555690b1a00;  1 drivers
v0x555568c992c0_0 .net *"_ivl_33", 19 0, L_0x5555690b2d70;  1 drivers
L_0x7f38a6a72c78 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568c96620_0 .net/2u *"_ivl_34", 11 0, L_0x7f38a6a72c78;  1 drivers
v0x555568c966e0_0 .net *"_ivl_5", 4 0, L_0x5555690b1aa0;  1 drivers
v0x555568c883a0_0 .net *"_ivl_9", 0 0, L_0x5555690b1fa0;  1 drivers
v0x555568c88480_0 .net "i_instr", 31 0, v0x555568cbe9e0_0;  alias, 1 drivers
v0x555568c8dba0_0 .net "imm_b", 31 0, L_0x5555690b1e10;  1 drivers
v0x555568c8dc60_0 .net "imm_i", 31 0, L_0x5555690b12a0;  1 drivers
v0x555568c8afe0_0 .net "imm_j", 31 0, L_0x5555690b2630;  1 drivers
v0x555568c8b0b0_0 .net "imm_s", 31 0, L_0x5555690b1870;  1 drivers
v0x555568c7cd60_0 .var "o_imm_out", 31 0;
v0x555568c7ce20_0 .net "u_imm", 31 0, L_0x5555690b2e10;  1 drivers
E_0x55556852fed0/0 .event anyedge, v0x555568cbe9e0_0, v0x555568c79a20_0, v0x555568caff30_0, v0x555568c90680_0;
E_0x55556852fed0/1 .event anyedge, v0x555568c7ce20_0, v0x555568cbaf90_0;
E_0x55556852fed0 .event/or E_0x55556852fed0/0, E_0x55556852fed0/1;
L_0x5555690b1430 .part v0x555568cbe9e0_0, 20, 12;
L_0x5555690b1a00 .part v0x555568cbe9e0_0, 25, 7;
L_0x5555690b1aa0 .part v0x555568cbe9e0_0, 7, 5;
L_0x5555690b1b40 .concat [ 5 7 0 0], L_0x5555690b1aa0, L_0x5555690b1a00;
L_0x5555690b1fa0 .part v0x555568cbe9e0_0, 31, 1;
L_0x5555690b2040 .part v0x555568cbe9e0_0, 7, 1;
L_0x5555690b20e0 .part v0x555568cbe9e0_0, 25, 6;
L_0x5555690b2180 .part v0x555568cbe9e0_0, 8, 4;
LS_0x5555690b2270_0_0 .concat [ 1 4 6 1], L_0x7f38a6a72be8, L_0x5555690b2180, L_0x5555690b20e0, L_0x5555690b2040;
LS_0x5555690b2270_0_4 .concat [ 1 0 0 0], L_0x5555690b1fa0;
L_0x5555690b2270 .concat [ 12 1 0 0], LS_0x5555690b2270_0_0, LS_0x5555690b2270_0_4;
L_0x5555690b27c0 .part v0x555568cbe9e0_0, 31, 1;
L_0x5555690b28c0 .part v0x555568cbe9e0_0, 12, 8;
L_0x5555690b2960 .part v0x555568cbe9e0_0, 20, 1;
L_0x5555690b2a70 .part v0x555568cbe9e0_0, 21, 10;
LS_0x5555690b2b10_0_0 .concat [ 1 10 1 8], L_0x7f38a6a72c30, L_0x5555690b2a70, L_0x5555690b2960, L_0x5555690b28c0;
LS_0x5555690b2b10_0_4 .concat [ 1 0 0 0], L_0x5555690b27c0;
L_0x5555690b2b10 .concat [ 20 1 0 0], LS_0x5555690b2b10_0_0, LS_0x5555690b2b10_0_4;
L_0x5555690b2d70 .part v0x555568cbe9e0_0, 12, 20;
L_0x5555690b2e10 .concat [ 12 20 0 0], L_0x7f38a6a72c78, L_0x5555690b2d70;
S_0x555568b8ee50 .scope module, "ext_b" "sign_extend" 27 27, 27 69 0, S_0x555568b8c440;
 .timescale 0 0;
    .port_info 0 /INPUT 13 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x555568b7ac50 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001101>;
P_0x555568b7ac90 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x555568c9bbf0_0 .net *"_ivl_1", 0 0, L_0x5555690b1c80;  1 drivers
v0x555568c9bcd0_0 .net *"_ivl_3", 18 0, L_0x5555690b1d20;  1 drivers
v0x555568c905b0_0 .net "in", 12 0, L_0x5555690b2270;  1 drivers
v0x555568c90680_0 .net "out", 31 0, L_0x5555690b1e10;  alias, 1 drivers
L_0x5555690b1c80 .part L_0x5555690b2270, 12, 1;
L_0x5555690b1d20 .repeat 19, 19, L_0x5555690b1c80;
L_0x5555690b1e10 .concat [ 13 19 0 0], L_0x5555690b2270, L_0x5555690b1d20;
S_0x555568b948c0 .scope module, "ext_i" "sign_extend" 27 15, 27 69 0, S_0x555568b8c440;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x5555688da1c0 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001100>;
P_0x5555688da200 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x555568c84f70_0 .net *"_ivl_1", 0 0, L_0x5555690b1110;  1 drivers
v0x555568c85070_0 .net *"_ivl_3", 19 0, L_0x5555690b11b0;  1 drivers
v0x555568c79930_0 .net "in", 11 0, L_0x5555690b1430;  1 drivers
v0x555568c79a20_0 .net "out", 31 0, L_0x5555690b12a0;  alias, 1 drivers
L_0x5555690b1110 .part L_0x5555690b1430, 11, 1;
L_0x5555690b11b0 .repeat 20, 20, L_0x5555690b1110;
L_0x5555690b12a0 .concat [ 12 20 0 0], L_0x5555690b1430, L_0x5555690b11b0;
S_0x555568b97480 .scope module, "ext_j" "sign_extend" 27 33, 27 69 0, S_0x555568b8c440;
 .timescale 0 0;
    .port_info 0 /INPUT 21 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x555568a8d0b0 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000010101>;
P_0x555568a8d0f0 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x555568cb57a0_0 .net *"_ivl_1", 0 0, L_0x5555690b24a0;  1 drivers
v0x555568cb5860_0 .net *"_ivl_3", 10 0, L_0x5555690b2540;  1 drivers
v0x555568cbaea0_0 .net "in", 20 0, L_0x5555690b2b10;  1 drivers
v0x555568cbaf90_0 .net "out", 31 0, L_0x5555690b2630;  alias, 1 drivers
L_0x5555690b24a0 .part L_0x5555690b2b10, 20, 1;
L_0x5555690b2540 .repeat 11, 11, L_0x5555690b24a0;
L_0x5555690b2630 .concat [ 21 11 0 0], L_0x5555690b2b10, L_0x5555690b2540;
S_0x555568cb82e0 .scope module, "ext_s" "sign_extend" 27 21, 27 69 0, S_0x555568b8c440;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x555568a984e0 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001100>;
P_0x555568a98520 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x555568caa660_0 .net *"_ivl_1", 0 0, L_0x5555690b16e0;  1 drivers
v0x555568caa740_0 .net *"_ivl_3", 19 0, L_0x5555690b1780;  1 drivers
v0x555568cafe60_0 .net "in", 11 0, L_0x5555690b1b40;  1 drivers
v0x555568caff30_0 .net "out", 31 0, L_0x5555690b1870;  alias, 1 drivers
L_0x5555690b16e0 .part L_0x5555690b1b40, 11, 1;
L_0x5555690b1780 .repeat 20, 20, L_0x5555690b16e0;
L_0x5555690b1870 .concat [ 12 20 0 0], L_0x5555690b1b40, L_0x5555690b1780;
S_0x555568c82560 .scope module, "rf" "regfile" 24 84, 28 7 0, S_0x555568a7c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 5 "i_rs1_addr";
    .port_info 3 /INPUT 5 "i_rs2_addr";
    .port_info 4 /INPUT 5 "i_rd_addr";
    .port_info 5 /INPUT 1 "i_rd_wren";
    .port_info 6 /INPUT 32 "i_rd_data";
    .port_info 7 /OUTPUT 32 "o_rs1_data";
    .port_info 8 /OUTPUT 32 "o_rs2_data";
v0x555568deac90_0 .array/port v0x555568deac90, 0;
L_0x5555690939e0 .functor BUFZ 32, v0x555568deac90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_1 .array/port v0x555568deac90, 1;
L_0x555569093a50 .functor BUFZ 32, v0x555568deac90_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_2 .array/port v0x555568deac90, 2;
L_0x555569093ac0 .functor BUFZ 32, v0x555568deac90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_3 .array/port v0x555568deac90, 3;
L_0x555569093b30 .functor BUFZ 32, v0x555568deac90_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_4 .array/port v0x555568deac90, 4;
L_0x555569093ba0 .functor BUFZ 32, v0x555568deac90_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_5 .array/port v0x555568deac90, 5;
L_0x555569093c10 .functor BUFZ 32, v0x555568deac90_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_6 .array/port v0x555568deac90, 6;
L_0x555569093c80 .functor BUFZ 32, v0x555568deac90_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_7 .array/port v0x555568deac90, 7;
L_0x555569093cf0 .functor BUFZ 32, v0x555568deac90_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_8 .array/port v0x555568deac90, 8;
L_0x555569093db0 .functor BUFZ 32, v0x555568deac90_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_9 .array/port v0x555568deac90, 9;
L_0x555569093e20 .functor BUFZ 32, v0x555568deac90_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_10 .array/port v0x555568deac90, 10;
L_0x555569093e90 .functor BUFZ 32, v0x555568deac90_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_11 .array/port v0x555568deac90, 11;
L_0x555569093f00 .functor BUFZ 32, v0x555568deac90_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_12 .array/port v0x555568deac90, 12;
L_0x555569093fe0 .functor BUFZ 32, v0x555568deac90_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_13 .array/port v0x555568deac90, 13;
L_0x555569094050 .functor BUFZ 32, v0x555568deac90_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_14 .array/port v0x555568deac90, 14;
L_0x555569093f70 .functor BUFZ 32, v0x555568deac90_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_15 .array/port v0x555568deac90, 15;
L_0x555569094140 .functor BUFZ 32, v0x555568deac90_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_16 .array/port v0x555568deac90, 16;
L_0x555569094240 .functor BUFZ 32, v0x555568deac90_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_17 .array/port v0x555568deac90, 17;
L_0x5555690942b0 .functor BUFZ 32, v0x555568deac90_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_18 .array/port v0x555568deac90, 18;
L_0x5555690943f0 .functor BUFZ 32, v0x555568deac90_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_19 .array/port v0x555568deac90, 19;
L_0x5555690944c0 .functor BUFZ 32, v0x555568deac90_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_20 .array/port v0x555568deac90, 20;
L_0x555569094640 .functor BUFZ 32, v0x555568deac90_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_21 .array/port v0x555568deac90, 21;
L_0x555569094710 .functor BUFZ 32, v0x555568deac90_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_22 .array/port v0x555568deac90, 22;
L_0x5555690948a0 .functor BUFZ 32, v0x555568deac90_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_23 .array/port v0x555568deac90, 23;
L_0x555569094970 .functor BUFZ 32, v0x555568deac90_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_24 .array/port v0x555568deac90, 24;
L_0x555569094b10 .functor BUFZ 32, v0x555568deac90_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_25 .array/port v0x555568deac90, 25;
L_0x555569094be0 .functor BUFZ 32, v0x555568deac90_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_26 .array/port v0x555568deac90, 26;
L_0x555569094d90 .functor BUFZ 32, v0x555568deac90_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_27 .array/port v0x555568deac90, 27;
L_0x555569094e60 .functor BUFZ 32, v0x555568deac90_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_28 .array/port v0x555568deac90, 28;
L_0x555569095020 .functor BUFZ 32, v0x555568deac90_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_29 .array/port v0x555568deac90, 29;
L_0x5555690950f0 .functor BUFZ 32, v0x555568deac90_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_30 .array/port v0x555568deac90, 30;
L_0x5555690952c0 .functor BUFZ 32, v0x555568deac90_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568deac90_31 .array/port v0x555568deac90, 31;
L_0x555569095390 .functor BUFZ 32, v0x555568deac90_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f38a6a72498 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555568c7f9a0_0 .net/2u *"_ivl_0", 4 0, L_0x7f38a6a72498;  1 drivers
L_0x7f38a6a72528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568c7fa60_0 .net *"_ivl_11", 1 0, L_0x7f38a6a72528;  1 drivers
L_0x7f38a6a72570 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555568c71720_0 .net/2u *"_ivl_14", 4 0, L_0x7f38a6a72570;  1 drivers
v0x555568c71810_0 .net *"_ivl_16", 0 0, L_0x5555690934f0;  1 drivers
L_0x7f38a6a725b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568c76f20_0 .net/2u *"_ivl_18", 31 0, L_0x7f38a6a725b8;  1 drivers
v0x555568c74360_0 .net *"_ivl_2", 0 0, L_0x555569093090;  1 drivers
v0x555568c74420_0 .net *"_ivl_20", 31 0, L_0x5555690935e0;  1 drivers
v0x555568c664f0_0 .net *"_ivl_22", 6 0, L_0x5555690936c0;  1 drivers
L_0x7f38a6a72600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568c665d0_0 .net *"_ivl_25", 1 0, L_0x7f38a6a72600;  1 drivers
L_0x7f38a6a724e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568c6bab0_0 .net/2u *"_ivl_4", 31 0, L_0x7f38a6a724e0;  1 drivers
v0x555568c6bb70_0 .net *"_ivl_6", 31 0, L_0x555569093180;  1 drivers
v0x555568c69010_0 .net *"_ivl_8", 6 0, L_0x555569093220;  1 drivers
v0x555568c690f0_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568debff0_0 .net "i_rd_addr", 4 0, v0x555568c86500_0;  alias, 1 drivers
v0x555568dec090_0 .net "i_rd_data", 31 0, L_0x55556911e450;  alias, 1 drivers
v0x555568debc10_0 .net "i_rd_wren", 0 0, v0x555568c91210_0;  alias, 1 drivers
v0x555568debd00_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568deb450_0 .net "i_rs1_addr", 4 0, L_0x555569092bb0;  alias, 1 drivers
v0x555568deb530_0 .net "i_rs2_addr", 4 0, L_0x555569092db0;  alias, 1 drivers
v0x555568deb070_0 .net "o_rs1_data", 31 0, L_0x555569093310;  alias, 1 drivers
v0x555568deb130_0 .net "o_rs2_data", 31 0, L_0x5555690937b0;  alias, 1 drivers
v0x555568deac90 .array "registers", 0 31, 31 0;
v0x555568dead50_0 .net "x0", 31 0, L_0x5555690939e0;  1 drivers
v0x555568dea4d0_0 .net "x1", 31 0, L_0x555569093a50;  1 drivers
v0x555568dea5b0_0 .net "x10", 31 0, L_0x555569093e90;  1 drivers
v0x555568dea140_0 .net "x11", 31 0, L_0x555569093f00;  1 drivers
v0x555568dea200_0 .net "x12", 31 0, L_0x555569093fe0;  1 drivers
v0x555568de5100_0 .net "x13", 31 0, L_0x555569094050;  1 drivers
v0x555568de51e0_0 .net "x14", 31 0, L_0x555569093f70;  1 drivers
v0x555568def3f0_0 .net "x15", 31 0, L_0x555569094140;  1 drivers
v0x555568def4b0_0 .net "x16", 31 0, L_0x555569094240;  1 drivers
v0x555568dee7b0_0 .net "x17", 31 0, L_0x5555690942b0;  1 drivers
v0x555568dee890_0 .net "x18", 31 0, L_0x5555690943f0;  1 drivers
v0x555568de2050_0 .net "x19", 31 0, L_0x5555690944c0;  1 drivers
v0x555568de2130_0 .net "x2", 31 0, L_0x555569093ac0;  1 drivers
v0x555568dd7010_0 .net "x20", 31 0, L_0x555569094640;  1 drivers
v0x555568dd70f0_0 .net "x21", 31 0, L_0x555569094710;  1 drivers
v0x555568dcb9d0_0 .net "x22", 31 0, L_0x5555690948a0;  1 drivers
v0x555568dcba90_0 .net "x23", 31 0, L_0x555569094970;  1 drivers
v0x555568dc0390_0 .net "x24", 31 0, L_0x555569094b10;  1 drivers
v0x555568dc0470_0 .net "x25", 31 0, L_0x555569094be0;  1 drivers
v0x555568db4d50_0 .net "x26", 31 0, L_0x555569094d90;  1 drivers
v0x555568db4e10_0 .net "x27", 31 0, L_0x555569094e60;  1 drivers
v0x555568da9710_0 .net "x28", 31 0, L_0x555569095020;  1 drivers
v0x555568da97f0_0 .net "x29", 31 0, L_0x5555690950f0;  1 drivers
v0x555568d9e0d0_0 .net "x3", 31 0, L_0x555569093b30;  1 drivers
v0x555568d9e190_0 .net "x30", 31 0, L_0x5555690952c0;  1 drivers
v0x555568dd9f40_0 .net "x31", 31 0, L_0x555569095390;  1 drivers
v0x555568dda020_0 .net "x4", 31 0, L_0x555569093ba0;  1 drivers
v0x555568ddf640_0 .net "x5", 31 0, L_0x555569093c10;  1 drivers
v0x555568ddf700_0 .net "x6", 31 0, L_0x555569093c80;  1 drivers
v0x555568ddca80_0 .net "x7", 31 0, L_0x555569093cf0;  1 drivers
v0x555568ddcb60_0 .net "x8", 31 0, L_0x555569093db0;  1 drivers
v0x555568dcee00_0 .net "x9", 31 0, L_0x555569093e20;  1 drivers
L_0x555569093090 .cmp/eq 5, L_0x555569092bb0, L_0x7f38a6a72498;
L_0x555569093180 .array/port v0x555568deac90, L_0x555569093220;
L_0x555569093220 .concat [ 5 2 0 0], L_0x555569092bb0, L_0x7f38a6a72528;
L_0x555569093310 .functor MUXZ 32, L_0x555569093180, L_0x7f38a6a724e0, L_0x555569093090, C4<>;
L_0x5555690934f0 .cmp/eq 5, L_0x555569092db0, L_0x7f38a6a72570;
L_0x5555690935e0 .array/port v0x555568deac90, L_0x5555690936c0;
L_0x5555690936c0 .concat [ 5 2 0 0], L_0x555569092db0, L_0x7f38a6a72600;
L_0x5555690937b0 .functor MUXZ 32, L_0x5555690935e0, L_0x7f38a6a725b8, L_0x5555690934f0, C4<>;
S_0x555568dd4600 .scope module, "target_adder" "FA_32bit" 24 159, 23 47 0, S_0x555568a7c110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568a6f310_0 .net "A", 31 0, L_0x5555690b3120;  alias, 1 drivers
v0x555568a6f3f0_0 .net "B", 31 0, v0x555568c7cd60_0;  alias, 1 drivers
L_0x7f38a6a72d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568a642d0_0 .net "Cin", 0 0, L_0x7f38a6a72d08;  1 drivers
v0x555568a58c90_0 .net "Cout", 0 0, L_0x5555690c4f50;  alias, 1 drivers
v0x555568a58d80_0 .net "Sum", 31 0, L_0x5555690c5a60;  alias, 1 drivers
v0x555568a4d650_0 .net "carry", 6 0, L_0x5555690c30e0;  1 drivers
L_0x5555690b5510 .part L_0x5555690b3120, 0, 4;
L_0x5555690b55b0 .part v0x555568c7cd60_0, 0, 4;
L_0x5555690b78d0 .part L_0x5555690b3120, 4, 4;
L_0x5555690b7a00 .part v0x555568c7cd60_0, 4, 4;
L_0x5555690b7b30 .part L_0x5555690c30e0, 0, 1;
L_0x5555690b9e30 .part L_0x5555690b3120, 8, 4;
L_0x5555690b9ed0 .part v0x555568c7cd60_0, 8, 4;
L_0x5555690b9f70 .part L_0x5555690c30e0, 1, 1;
L_0x5555690bc3b0 .part L_0x5555690b3120, 12, 4;
L_0x5555690bc450 .part v0x555568c7cd60_0, 12, 4;
L_0x5555690bc4f0 .part L_0x5555690c30e0, 2, 1;
L_0x5555690be790 .part L_0x5555690b3120, 16, 4;
L_0x5555690be8a0 .part v0x555568c7cd60_0, 16, 4;
L_0x5555690be940 .part L_0x5555690c30e0, 3, 1;
L_0x5555690c0c70 .part L_0x5555690b3120, 20, 4;
L_0x5555690c0d10 .part v0x555568c7cd60_0, 20, 4;
L_0x5555690c0e40 .part L_0x5555690c30e0, 4, 1;
L_0x5555690c3040 .part L_0x5555690b3120, 24, 4;
L_0x5555690c3180 .part v0x555568c7cd60_0, 24, 4;
L_0x5555690c3220 .part L_0x5555690c30e0, 5, 1;
LS_0x5555690c30e0_0_0 .concat8 [ 1 1 1 1], L_0x5555690b4df0, L_0x5555690b71b0, L_0x5555690b9710, L_0x5555690bbc90;
LS_0x5555690c30e0_0_4 .concat8 [ 1 1 1 0], L_0x5555690be010, L_0x5555690c0550, L_0x5555690c2920;
L_0x5555690c30e0 .concat8 [ 4 3 0 0], LS_0x5555690c30e0_0_0, LS_0x5555690c30e0_0_4;
L_0x5555690c5660 .part L_0x5555690b3120, 28, 4;
L_0x5555690c57c0 .part v0x555568c7cd60_0, 28, 4;
L_0x5555690c5860 .part L_0x5555690c30e0, 6, 1;
LS_0x5555690c5a60_0_0 .concat8 [ 4 4 4 4], L_0x5555690b5470, L_0x5555690b7830, L_0x5555690b9d90, L_0x5555690bc310;
LS_0x5555690c5a60_0_4 .concat8 [ 4 4 4 4], L_0x5555690be6f0, L_0x5555690c0bd0, L_0x5555690c2fa0, L_0x5555690c55c0;
L_0x5555690c5a60 .concat8 [ 16 16 0 0], LS_0x5555690c5a60_0_0, LS_0x5555690c5a60_0_4;
S_0x555568dc37c0 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568dd4600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568d4c610_0 .net "A", 3 0, L_0x5555690b5510;  1 drivers
v0x555568d4c710_0 .net "B", 3 0, L_0x5555690b55b0;  1 drivers
v0x555568d4e750_0 .net "Cin", 0 0, L_0x7f38a6a72d08;  alias, 1 drivers
v0x555568d4e850_0 .net "Cout", 0 0, L_0x5555690b4df0;  1 drivers
v0x555568d48590_0 .net "Sum", 3 0, L_0x5555690b5470;  1 drivers
v0x555568d48680_0 .net "carry", 2 0, L_0x5555690b48f0;  1 drivers
L_0x5555690b3740 .part L_0x5555690b5510, 0, 1;
L_0x5555690b3870 .part L_0x5555690b55b0, 0, 1;
L_0x5555690b3dd0 .part L_0x5555690b5510, 1, 1;
L_0x5555690b3f00 .part L_0x5555690b55b0, 1, 1;
L_0x5555690b4030 .part L_0x5555690b48f0, 0, 1;
L_0x5555690b45a0 .part L_0x5555690b5510, 2, 1;
L_0x5555690b46d0 .part L_0x5555690b55b0, 2, 1;
L_0x5555690b4800 .part L_0x5555690b48f0, 1, 1;
L_0x5555690b48f0 .concat8 [ 1 1 1 0], L_0x5555690b3630, L_0x5555690b3cc0, L_0x5555690b4490;
L_0x5555690b4f50 .part L_0x5555690b5510, 3, 1;
L_0x5555690b5110 .part L_0x5555690b55b0, 3, 1;
L_0x5555690b52d0 .part L_0x5555690b48f0, 2, 1;
L_0x5555690b5470 .concat8 [ 1 1 1 1], L_0x5555690b3340, L_0x5555690b3a10, L_0x5555690b4140, L_0x5555690b4aa0;
S_0x555568dc8fc0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568dc37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b2a00 .functor XOR 1, L_0x5555690b3740, L_0x5555690b3870, C4<0>, C4<0>;
L_0x5555690b3340 .functor XOR 1, L_0x5555690b2a00, L_0x7f38a6a72d08, C4<0>, C4<0>;
L_0x5555690b33b0 .functor AND 1, L_0x5555690b3740, L_0x5555690b3870, C4<1>, C4<1>;
L_0x5555690b34c0 .functor XOR 1, L_0x5555690b3740, L_0x5555690b3870, C4<0>, C4<0>;
L_0x5555690b3530 .functor AND 1, L_0x7f38a6a72d08, L_0x5555690b34c0, C4<1>, C4<1>;
L_0x5555690b3630 .functor OR 1, L_0x5555690b33b0, L_0x5555690b3530, C4<0>, C4<0>;
v0x555568dc64b0_0 .net "A", 0 0, L_0x5555690b3740;  1 drivers
v0x555568db8180_0 .net "B", 0 0, L_0x5555690b3870;  1 drivers
v0x555568db8240_0 .net "Cin", 0 0, L_0x7f38a6a72d08;  alias, 1 drivers
v0x555568dbd980_0 .net "Cout", 0 0, L_0x5555690b3630;  1 drivers
v0x555568dbda40_0 .net "Sum", 0 0, L_0x5555690b3340;  1 drivers
v0x555568dbadc0_0 .net *"_ivl_0", 0 0, L_0x5555690b2a00;  1 drivers
v0x555568dbaea0_0 .net *"_ivl_4", 0 0, L_0x5555690b33b0;  1 drivers
v0x555568dacb40_0 .net *"_ivl_6", 0 0, L_0x5555690b34c0;  1 drivers
v0x555568dacc00_0 .net *"_ivl_8", 0 0, L_0x5555690b3530;  1 drivers
S_0x555568db2340 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568dc37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b39a0 .functor XOR 1, L_0x5555690b3dd0, L_0x5555690b3f00, C4<0>, C4<0>;
L_0x5555690b3a10 .functor XOR 1, L_0x5555690b39a0, L_0x5555690b4030, C4<0>, C4<0>;
L_0x5555690b3a80 .functor AND 1, L_0x5555690b3dd0, L_0x5555690b3f00, C4<1>, C4<1>;
L_0x5555690b3b40 .functor XOR 1, L_0x5555690b3dd0, L_0x5555690b3f00, C4<0>, C4<0>;
L_0x5555690b3bb0 .functor AND 1, L_0x5555690b4030, L_0x5555690b3b40, C4<1>, C4<1>;
L_0x5555690b3cc0 .functor OR 1, L_0x5555690b3a80, L_0x5555690b3bb0, C4<0>, C4<0>;
v0x555568daf830_0 .net "A", 0 0, L_0x5555690b3dd0;  1 drivers
v0x555568da1500_0 .net "B", 0 0, L_0x5555690b3f00;  1 drivers
v0x555568da15c0_0 .net "Cin", 0 0, L_0x5555690b4030;  1 drivers
v0x555568da6d00_0 .net "Cout", 0 0, L_0x5555690b3cc0;  1 drivers
v0x555568da6dc0_0 .net "Sum", 0 0, L_0x5555690b3a10;  1 drivers
v0x555568da4140_0 .net *"_ivl_0", 0 0, L_0x5555690b39a0;  1 drivers
v0x555568da4200_0 .net *"_ivl_4", 0 0, L_0x5555690b3a80;  1 drivers
v0x555568d95ec0_0 .net *"_ivl_6", 0 0, L_0x5555690b3b40;  1 drivers
v0x555568d95fa0_0 .net *"_ivl_8", 0 0, L_0x5555690b3bb0;  1 drivers
S_0x555568d9b6c0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568dc37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b40d0 .functor XOR 1, L_0x5555690b45a0, L_0x5555690b46d0, C4<0>, C4<0>;
L_0x5555690b4140 .functor XOR 1, L_0x5555690b40d0, L_0x5555690b4800, C4<0>, C4<0>;
L_0x5555690b4200 .functor AND 1, L_0x5555690b45a0, L_0x5555690b46d0, C4<1>, C4<1>;
L_0x5555690b4310 .functor XOR 1, L_0x5555690b45a0, L_0x5555690b46d0, C4<0>, C4<0>;
L_0x5555690b4380 .functor AND 1, L_0x5555690b4800, L_0x5555690b4310, C4<1>, C4<1>;
L_0x5555690b4490 .functor OR 1, L_0x5555690b4200, L_0x5555690b4380, C4<0>, C4<0>;
v0x555568d98bb0_0 .net "A", 0 0, L_0x5555690b45a0;  1 drivers
v0x555568d8a9c0_0 .net "B", 0 0, L_0x5555690b46d0;  1 drivers
v0x555568d8aa80_0 .net "Cin", 0 0, L_0x5555690b4800;  1 drivers
v0x555568d90250_0 .net "Cout", 0 0, L_0x5555690b4490;  1 drivers
v0x555568d90310_0 .net "Sum", 0 0, L_0x5555690b4140;  1 drivers
v0x555568d8d690_0 .net *"_ivl_0", 0 0, L_0x5555690b40d0;  1 drivers
v0x555568d8d750_0 .net *"_ivl_4", 0 0, L_0x5555690b4200;  1 drivers
v0x555568d6e3c0_0 .net *"_ivl_6", 0 0, L_0x5555690b4310;  1 drivers
v0x555568d6e4a0_0 .net *"_ivl_8", 0 0, L_0x5555690b4380;  1 drivers
S_0x555568d285d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568dc37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b4a30 .functor XOR 1, L_0x5555690b4f50, L_0x5555690b5110, C4<0>, C4<0>;
L_0x5555690b4aa0 .functor XOR 1, L_0x5555690b4a30, L_0x5555690b52d0, C4<0>, C4<0>;
L_0x5555690b4b60 .functor AND 1, L_0x5555690b4f50, L_0x5555690b5110, C4<1>, C4<1>;
L_0x5555690b4c70 .functor XOR 1, L_0x5555690b4f50, L_0x5555690b5110, C4<0>, C4<0>;
L_0x5555690b4ce0 .functor AND 1, L_0x5555690b52d0, L_0x5555690b4c70, C4<1>, C4<1>;
L_0x5555690b4df0 .functor OR 1, L_0x5555690b4b60, L_0x5555690b4ce0, C4<0>, C4<0>;
v0x555568d46420_0 .net "A", 0 0, L_0x5555690b4f50;  1 drivers
v0x555568d54440_0 .net "B", 0 0, L_0x5555690b5110;  1 drivers
v0x555568d54500_0 .net "Cin", 0 0, L_0x5555690b52d0;  1 drivers
v0x555568d5a670_0 .net "Cout", 0 0, L_0x5555690b4df0;  alias, 1 drivers
v0x555568d5a730_0 .net "Sum", 0 0, L_0x5555690b4aa0;  1 drivers
v0x555568d5c7b0_0 .net *"_ivl_0", 0 0, L_0x5555690b4a30;  1 drivers
v0x555568d5c870_0 .net *"_ivl_4", 0 0, L_0x5555690b4b60;  1 drivers
v0x555568d565f0_0 .net *"_ivl_6", 0 0, L_0x5555690b4c70;  1 drivers
v0x555568d566d0_0 .net *"_ivl_8", 0 0, L_0x5555690b4ce0;  1 drivers
S_0x555568d366a0 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568dd4600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e90000_0 .net "A", 3 0, L_0x5555690b78d0;  1 drivers
v0x555568e90100_0 .net "B", 3 0, L_0x5555690b7a00;  1 drivers
v0x555568e849c0_0 .net "Cin", 0 0, L_0x5555690b7b30;  1 drivers
v0x555568e84ac0_0 .net "Cout", 0 0, L_0x5555690b71b0;  1 drivers
v0x555568e79380_0 .net "Sum", 3 0, L_0x5555690b7830;  1 drivers
v0x555568e79470_0 .net "carry", 2 0, L_0x5555690b6cb0;  1 drivers
L_0x5555690b5a80 .part L_0x5555690b78d0, 0, 1;
L_0x5555690b5bb0 .part L_0x5555690b7a00, 0, 1;
L_0x5555690b6110 .part L_0x5555690b78d0, 1, 1;
L_0x5555690b6240 .part L_0x5555690b7a00, 1, 1;
L_0x5555690b6370 .part L_0x5555690b6cb0, 0, 1;
L_0x5555690b6920 .part L_0x5555690b78d0, 2, 1;
L_0x5555690b6a90 .part L_0x5555690b7a00, 2, 1;
L_0x5555690b6bc0 .part L_0x5555690b6cb0, 1, 1;
L_0x5555690b6cb0 .concat8 [ 1 1 1 0], L_0x5555690b5970, L_0x5555690b6000, L_0x5555690b67d0;
L_0x5555690b7310 .part L_0x5555690b78d0, 3, 1;
L_0x5555690b74d0 .part L_0x5555690b7a00, 3, 1;
L_0x5555690b7690 .part L_0x5555690b6cb0, 2, 1;
L_0x5555690b7830 .concat8 [ 1 1 1 1], L_0x5555690b56c0, L_0x5555690b5d50, L_0x5555690b6480, L_0x5555690b6e60;
S_0x555568d3ea10 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568d366a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b5650 .functor XOR 1, L_0x5555690b5a80, L_0x5555690b5bb0, C4<0>, C4<0>;
L_0x5555690b56c0 .functor XOR 1, L_0x5555690b5650, L_0x5555690b7b30, C4<0>, C4<0>;
L_0x5555690b5730 .functor AND 1, L_0x5555690b5a80, L_0x5555690b5bb0, C4<1>, C4<1>;
L_0x5555690b5840 .functor XOR 1, L_0x5555690b5a80, L_0x5555690b5bb0, C4<0>, C4<0>;
L_0x5555690b58b0 .functor AND 1, L_0x5555690b7b30, L_0x5555690b5840, C4<1>, C4<1>;
L_0x5555690b5970 .functor OR 1, L_0x5555690b5730, L_0x5555690b58b0, C4<0>, C4<0>;
v0x555568d38850_0 .net "A", 0 0, L_0x5555690b5a80;  1 drivers
v0x555568d38910_0 .net "B", 0 0, L_0x5555690b5bb0;  1 drivers
v0x555568d2e870_0 .net "Cin", 0 0, L_0x5555690b7b30;  alias, 1 drivers
v0x555568d2e940_0 .net "Cout", 0 0, L_0x5555690b5970;  1 drivers
v0x555568d309b0_0 .net "Sum", 0 0, L_0x5555690b56c0;  1 drivers
v0x555568d2a7f0_0 .net *"_ivl_0", 0 0, L_0x5555690b5650;  1 drivers
v0x555568d2a8d0_0 .net *"_ivl_4", 0 0, L_0x5555690b5730;  1 drivers
v0x555568d08bc0_0 .net *"_ivl_6", 0 0, L_0x5555690b5840;  1 drivers
v0x555568d08ca0_0 .net *"_ivl_8", 0 0, L_0x5555690b58b0;  1 drivers
S_0x555568d16c90 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568d366a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b5ce0 .functor XOR 1, L_0x5555690b6110, L_0x5555690b6240, C4<0>, C4<0>;
L_0x5555690b5d50 .functor XOR 1, L_0x5555690b5ce0, L_0x5555690b6370, C4<0>, C4<0>;
L_0x5555690b5dc0 .functor AND 1, L_0x5555690b6110, L_0x5555690b6240, C4<1>, C4<1>;
L_0x5555690b5e80 .functor XOR 1, L_0x5555690b6110, L_0x5555690b6240, C4<0>, C4<0>;
L_0x5555690b5ef0 .functor AND 1, L_0x5555690b6370, L_0x5555690b5e80, C4<1>, C4<1>;
L_0x5555690b6000 .functor OR 1, L_0x5555690b5dc0, L_0x5555690b5ef0, C4<0>, C4<0>;
v0x555568d1cf70_0 .net "A", 0 0, L_0x5555690b6110;  1 drivers
v0x555568d1f000_0 .net "B", 0 0, L_0x5555690b6240;  1 drivers
v0x555568d1f0c0_0 .net "Cin", 0 0, L_0x5555690b6370;  1 drivers
v0x555568d18e40_0 .net "Cout", 0 0, L_0x5555690b6000;  1 drivers
v0x555568d18f00_0 .net "Sum", 0 0, L_0x5555690b5d50;  1 drivers
v0x555568d0ee60_0 .net *"_ivl_0", 0 0, L_0x5555690b5ce0;  1 drivers
v0x555568d0ef20_0 .net *"_ivl_4", 0 0, L_0x5555690b5dc0;  1 drivers
v0x555568d10fa0_0 .net *"_ivl_6", 0 0, L_0x5555690b5e80;  1 drivers
v0x555568d11080_0 .net *"_ivl_8", 0 0, L_0x5555690b5ef0;  1 drivers
S_0x555568d0ade0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568d366a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b6410 .functor XOR 1, L_0x5555690b6920, L_0x5555690b6a90, C4<0>, C4<0>;
L_0x5555690b6480 .functor XOR 1, L_0x5555690b6410, L_0x5555690b6bc0, C4<0>, C4<0>;
L_0x5555690b6540 .functor AND 1, L_0x5555690b6920, L_0x5555690b6a90, C4<1>, C4<1>;
L_0x5555690b6650 .functor XOR 1, L_0x5555690b6920, L_0x5555690b6a90, C4<0>, C4<0>;
L_0x5555690b66c0 .functor AND 1, L_0x5555690b6bc0, L_0x5555690b6650, C4<1>, C4<1>;
L_0x5555690b67d0 .functor OR 1, L_0x5555690b6540, L_0x5555690b66c0, C4<0>, C4<0>;
v0x555568cf8fa0_0 .net "A", 0 0, L_0x5555690b6920;  1 drivers
v0x555568cff120_0 .net "B", 0 0, L_0x5555690b6a90;  1 drivers
v0x555568cff1e0_0 .net "Cin", 0 0, L_0x5555690b6bc0;  1 drivers
v0x555568d01260_0 .net "Cout", 0 0, L_0x5555690b67d0;  1 drivers
v0x555568d01320_0 .net "Sum", 0 0, L_0x5555690b6480;  1 drivers
v0x555568cfb0a0_0 .net *"_ivl_0", 0 0, L_0x5555690b6410;  1 drivers
v0x555568cfb160_0 .net *"_ivl_4", 0 0, L_0x5555690b6540;  1 drivers
v0x555568cf10c0_0 .net *"_ivl_6", 0 0, L_0x5555690b6650;  1 drivers
v0x555568cf11a0_0 .net *"_ivl_8", 0 0, L_0x5555690b66c0;  1 drivers
S_0x555568cf3200 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568d366a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b6df0 .functor XOR 1, L_0x5555690b7310, L_0x5555690b74d0, C4<0>, C4<0>;
L_0x5555690b6e60 .functor XOR 1, L_0x5555690b6df0, L_0x5555690b7690, C4<0>, C4<0>;
L_0x5555690b6f20 .functor AND 1, L_0x5555690b7310, L_0x5555690b74d0, C4<1>, C4<1>;
L_0x5555690b7030 .functor XOR 1, L_0x5555690b7310, L_0x5555690b74d0, C4<0>, C4<0>;
L_0x5555690b70a0 .functor AND 1, L_0x5555690b7690, L_0x5555690b7030, C4<1>, C4<1>;
L_0x5555690b71b0 .functor OR 1, L_0x5555690b6f20, L_0x5555690b70a0, C4<0>, C4<0>;
v0x555568ced060_0 .net "A", 0 0, L_0x5555690b7310;  1 drivers
v0x555568f84820_0 .net "B", 0 0, L_0x5555690b74d0;  1 drivers
v0x555568f848e0_0 .net "Cin", 0 0, L_0x5555690b7690;  1 drivers
v0x555568eb1cc0_0 .net "Cout", 0 0, L_0x5555690b71b0;  alias, 1 drivers
v0x555568eb1d80_0 .net "Sum", 0 0, L_0x5555690b6e60;  1 drivers
v0x555568ea6c80_0 .net *"_ivl_0", 0 0, L_0x5555690b6df0;  1 drivers
v0x555568ea6d40_0 .net *"_ivl_4", 0 0, L_0x5555690b6f20;  1 drivers
v0x555568e9b640_0 .net *"_ivl_6", 0 0, L_0x5555690b7030;  1 drivers
v0x555568e9b720_0 .net *"_ivl_8", 0 0, L_0x5555690b70a0;  1 drivers
S_0x555568e6dd40 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568dd4600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568f81b30_0 .net "A", 3 0, L_0x5555690b9e30;  1 drivers
v0x555568f81c30_0 .net "B", 3 0, L_0x5555690b9ed0;  1 drivers
v0x555568f68b20_0 .net "Cin", 0 0, L_0x5555690b9f70;  1 drivers
v0x555568f68c20_0 .net "Cout", 0 0, L_0x5555690b9710;  1 drivers
v0x555568f5dae0_0 .net "Sum", 3 0, L_0x5555690b9d90;  1 drivers
v0x555568f5dbd0_0 .net "carry", 2 0, L_0x5555690b9210;  1 drivers
L_0x5555690b7fa0 .part L_0x5555690b9e30, 0, 1;
L_0x5555690b80d0 .part L_0x5555690b9ed0, 0, 1;
L_0x5555690b8670 .part L_0x5555690b9e30, 1, 1;
L_0x5555690b87a0 .part L_0x5555690b9ed0, 1, 1;
L_0x5555690b88d0 .part L_0x5555690b9210, 0, 1;
L_0x5555690b8e80 .part L_0x5555690b9e30, 2, 1;
L_0x5555690b8ff0 .part L_0x5555690b9ed0, 2, 1;
L_0x5555690b9120 .part L_0x5555690b9210, 1, 1;
L_0x5555690b9210 .concat8 [ 1 1 1 0], L_0x5555690b7e90, L_0x5555690b8520, L_0x5555690b8d30;
L_0x5555690b9870 .part L_0x5555690b9e30, 3, 1;
L_0x5555690b9a30 .part L_0x5555690b9ed0, 3, 1;
L_0x5555690b9bf0 .part L_0x5555690b9210, 2, 1;
L_0x5555690b9d90 .concat8 [ 1 1 1 1], L_0x5555690b7cd0, L_0x5555690b8270, L_0x5555690b89e0, L_0x5555690b93c0;
S_0x555568eaf2b0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e6dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b7c60 .functor XOR 1, L_0x5555690b7fa0, L_0x5555690b80d0, C4<0>, C4<0>;
L_0x5555690b7cd0 .functor XOR 1, L_0x5555690b7c60, L_0x5555690b9f70, C4<0>, C4<0>;
L_0x5555690b7d40 .functor AND 1, L_0x5555690b7fa0, L_0x5555690b80d0, C4<1>, C4<1>;
L_0x5555690b7db0 .functor XOR 1, L_0x5555690b7fa0, L_0x5555690b80d0, C4<0>, C4<0>;
L_0x5555690b7e20 .functor AND 1, L_0x5555690b9f70, L_0x5555690b7db0, C4<1>, C4<1>;
L_0x5555690b7e90 .functor OR 1, L_0x5555690b7d40, L_0x5555690b7e20, C4<0>, C4<0>;
v0x555568eac6f0_0 .net "A", 0 0, L_0x5555690b7fa0;  1 drivers
v0x555568eac7d0_0 .net "B", 0 0, L_0x5555690b80d0;  1 drivers
v0x555568e9ea70_0 .net "Cin", 0 0, L_0x5555690b9f70;  alias, 1 drivers
v0x555568e9eb40_0 .net "Cout", 0 0, L_0x5555690b7e90;  1 drivers
v0x555568ea4270_0 .net "Sum", 0 0, L_0x5555690b7cd0;  1 drivers
v0x555568ea16b0_0 .net *"_ivl_0", 0 0, L_0x5555690b7c60;  1 drivers
v0x555568ea1790_0 .net *"_ivl_4", 0 0, L_0x5555690b7d40;  1 drivers
v0x555568e93430_0 .net *"_ivl_6", 0 0, L_0x5555690b7db0;  1 drivers
v0x555568e934f0_0 .net *"_ivl_8", 0 0, L_0x5555690b7e20;  1 drivers
S_0x555568e98c30 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e6dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b8200 .functor XOR 1, L_0x5555690b8670, L_0x5555690b87a0, C4<0>, C4<0>;
L_0x5555690b8270 .functor XOR 1, L_0x5555690b8200, L_0x5555690b88d0, C4<0>, C4<0>;
L_0x5555690b82e0 .functor AND 1, L_0x5555690b8670, L_0x5555690b87a0, C4<1>, C4<1>;
L_0x5555690b83a0 .functor XOR 1, L_0x5555690b8670, L_0x5555690b87a0, C4<0>, C4<0>;
L_0x5555690b8410 .functor AND 1, L_0x5555690b88d0, L_0x5555690b83a0, C4<1>, C4<1>;
L_0x5555690b8520 .functor OR 1, L_0x5555690b82e0, L_0x5555690b8410, C4<0>, C4<0>;
v0x555568e96120_0 .net "A", 0 0, L_0x5555690b8670;  1 drivers
v0x555568e87df0_0 .net "B", 0 0, L_0x5555690b87a0;  1 drivers
v0x555568e87eb0_0 .net "Cin", 0 0, L_0x5555690b88d0;  1 drivers
v0x555568e8d5f0_0 .net "Cout", 0 0, L_0x5555690b8520;  1 drivers
v0x555568e8d6b0_0 .net "Sum", 0 0, L_0x5555690b8270;  1 drivers
v0x555568e8aa30_0 .net *"_ivl_0", 0 0, L_0x5555690b8200;  1 drivers
v0x555568e8aaf0_0 .net *"_ivl_4", 0 0, L_0x5555690b82e0;  1 drivers
v0x555568e7c7b0_0 .net *"_ivl_6", 0 0, L_0x5555690b83a0;  1 drivers
v0x555568e7c890_0 .net *"_ivl_8", 0 0, L_0x5555690b8410;  1 drivers
S_0x555568e81fb0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e6dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b8970 .functor XOR 1, L_0x5555690b8e80, L_0x5555690b8ff0, C4<0>, C4<0>;
L_0x5555690b89e0 .functor XOR 1, L_0x5555690b8970, L_0x5555690b9120, C4<0>, C4<0>;
L_0x5555690b8aa0 .functor AND 1, L_0x5555690b8e80, L_0x5555690b8ff0, C4<1>, C4<1>;
L_0x5555690b8bb0 .functor XOR 1, L_0x5555690b8e80, L_0x5555690b8ff0, C4<0>, C4<0>;
L_0x5555690b8c20 .functor AND 1, L_0x5555690b9120, L_0x5555690b8bb0, C4<1>, C4<1>;
L_0x5555690b8d30 .functor OR 1, L_0x5555690b8aa0, L_0x5555690b8c20, C4<0>, C4<0>;
v0x555568e7f4a0_0 .net "A", 0 0, L_0x5555690b8e80;  1 drivers
v0x555568e71170_0 .net "B", 0 0, L_0x5555690b8ff0;  1 drivers
v0x555568e71230_0 .net "Cin", 0 0, L_0x5555690b9120;  1 drivers
v0x555568e76970_0 .net "Cout", 0 0, L_0x5555690b8d30;  1 drivers
v0x555568e76a30_0 .net "Sum", 0 0, L_0x5555690b89e0;  1 drivers
v0x555568e73db0_0 .net *"_ivl_0", 0 0, L_0x5555690b8970;  1 drivers
v0x555568e73e70_0 .net *"_ivl_4", 0 0, L_0x5555690b8aa0;  1 drivers
v0x555568e65b30_0 .net *"_ivl_6", 0 0, L_0x5555690b8bb0;  1 drivers
v0x555568e65c10_0 .net *"_ivl_8", 0 0, L_0x5555690b8c20;  1 drivers
S_0x555568e6b330 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e6dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690b9350 .functor XOR 1, L_0x5555690b9870, L_0x5555690b9a30, C4<0>, C4<0>;
L_0x5555690b93c0 .functor XOR 1, L_0x5555690b9350, L_0x5555690b9bf0, C4<0>, C4<0>;
L_0x5555690b9480 .functor AND 1, L_0x5555690b9870, L_0x5555690b9a30, C4<1>, C4<1>;
L_0x5555690b9590 .functor XOR 1, L_0x5555690b9870, L_0x5555690b9a30, C4<0>, C4<0>;
L_0x5555690b9600 .functor AND 1, L_0x5555690b9bf0, L_0x5555690b9590, C4<1>, C4<1>;
L_0x5555690b9710 .functor OR 1, L_0x5555690b9480, L_0x5555690b9600, C4<0>, C4<0>;
v0x555568e68820_0 .net "A", 0 0, L_0x5555690b9870;  1 drivers
v0x555568e5a890_0 .net "B", 0 0, L_0x5555690b9a30;  1 drivers
v0x555568e5a950_0 .net "Cin", 0 0, L_0x5555690b9bf0;  1 drivers
v0x555568e5ffd0_0 .net "Cout", 0 0, L_0x5555690b9710;  alias, 1 drivers
v0x555568e60090_0 .net "Sum", 0 0, L_0x5555690b93c0;  1 drivers
v0x555568e5d410_0 .net *"_ivl_0", 0 0, L_0x5555690b9350;  1 drivers
v0x555568e5d4d0_0 .net *"_ivl_4", 0 0, L_0x5555690b9480;  1 drivers
v0x555568f790d0_0 .net *"_ivl_6", 0 0, L_0x5555690b9590;  1 drivers
v0x555568f791b0_0 .net *"_ivl_8", 0 0, L_0x5555690b9600;  1 drivers
S_0x555568f524a0 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568dd4600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568f115a0_0 .net "A", 3 0, L_0x5555690bc3b0;  1 drivers
v0x555568f116a0_0 .net "B", 3 0, L_0x5555690bc450;  1 drivers
v0x555568f16e30_0 .net "Cin", 0 0, L_0x5555690bc4f0;  1 drivers
v0x555568f16f30_0 .net "Cout", 0 0, L_0x5555690bbc90;  1 drivers
v0x555568f14270_0 .net "Sum", 3 0, L_0x5555690bc310;  1 drivers
v0x555568f14360_0 .net "carry", 2 0, L_0x5555690bb790;  1 drivers
L_0x5555690ba520 .part L_0x5555690bc3b0, 0, 1;
L_0x5555690ba650 .part L_0x5555690bc450, 0, 1;
L_0x5555690babf0 .part L_0x5555690bc3b0, 1, 1;
L_0x5555690bad20 .part L_0x5555690bc450, 1, 1;
L_0x5555690bae50 .part L_0x5555690bb790, 0, 1;
L_0x5555690bb400 .part L_0x5555690bc3b0, 2, 1;
L_0x5555690bb570 .part L_0x5555690bc450, 2, 1;
L_0x5555690bb6a0 .part L_0x5555690bb790, 1, 1;
L_0x5555690bb790 .concat8 [ 1 1 1 0], L_0x5555690ba410, L_0x5555690baaa0, L_0x5555690bb2b0;
L_0x5555690bbdf0 .part L_0x5555690bc3b0, 3, 1;
L_0x5555690bbfb0 .part L_0x5555690bc450, 3, 1;
L_0x5555690bc170 .part L_0x5555690bb790, 2, 1;
L_0x5555690bc310 .concat8 [ 1 1 1 1], L_0x5555690ba160, L_0x5555690ba7f0, L_0x5555690baf60, L_0x5555690bb940;
S_0x555568f3b820 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f524a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ba0f0 .functor XOR 1, L_0x5555690ba520, L_0x5555690ba650, C4<0>, C4<0>;
L_0x5555690ba160 .functor XOR 1, L_0x5555690ba0f0, L_0x5555690bc4f0, C4<0>, C4<0>;
L_0x5555690ba1d0 .functor AND 1, L_0x5555690ba520, L_0x5555690ba650, C4<1>, C4<1>;
L_0x5555690ba2e0 .functor XOR 1, L_0x5555690ba520, L_0x5555690ba650, C4<0>, C4<0>;
L_0x5555690ba350 .functor AND 1, L_0x5555690bc4f0, L_0x5555690ba2e0, C4<1>, C4<1>;
L_0x5555690ba410 .functor OR 1, L_0x5555690ba1d0, L_0x5555690ba350, C4<0>, C4<0>;
v0x555568f301e0_0 .net "A", 0 0, L_0x5555690ba520;  1 drivers
v0x555568f302a0_0 .net "B", 0 0, L_0x5555690ba650;  1 drivers
v0x555568f24ba0_0 .net "Cin", 0 0, L_0x5555690bc4f0;  alias, 1 drivers
v0x555568f24c70_0 .net "Cout", 0 0, L_0x5555690ba410;  1 drivers
v0x555568f60a10_0 .net "Sum", 0 0, L_0x5555690ba160;  1 drivers
v0x555568f66110_0 .net *"_ivl_0", 0 0, L_0x5555690ba0f0;  1 drivers
v0x555568f661f0_0 .net *"_ivl_4", 0 0, L_0x5555690ba1d0;  1 drivers
v0x555568f63550_0 .net *"_ivl_6", 0 0, L_0x5555690ba2e0;  1 drivers
v0x555568f63630_0 .net *"_ivl_8", 0 0, L_0x5555690ba350;  1 drivers
S_0x555568f558d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f524a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690ba780 .functor XOR 1, L_0x5555690babf0, L_0x5555690bad20, C4<0>, C4<0>;
L_0x5555690ba7f0 .functor XOR 1, L_0x5555690ba780, L_0x5555690bae50, C4<0>, C4<0>;
L_0x5555690ba860 .functor AND 1, L_0x5555690babf0, L_0x5555690bad20, C4<1>, C4<1>;
L_0x5555690ba920 .functor XOR 1, L_0x5555690babf0, L_0x5555690bad20, C4<0>, C4<0>;
L_0x5555690ba990 .functor AND 1, L_0x5555690bae50, L_0x5555690ba920, C4<1>, C4<1>;
L_0x5555690baaa0 .functor OR 1, L_0x5555690ba860, L_0x5555690ba990, C4<0>, C4<0>;
v0x555568f5b180_0 .net "A", 0 0, L_0x5555690babf0;  1 drivers
v0x555568f58510_0 .net "B", 0 0, L_0x5555690bad20;  1 drivers
v0x555568f585d0_0 .net "Cin", 0 0, L_0x5555690bae50;  1 drivers
v0x555568f4a290_0 .net "Cout", 0 0, L_0x5555690baaa0;  1 drivers
v0x555568f4a350_0 .net "Sum", 0 0, L_0x5555690ba7f0;  1 drivers
v0x555568f4fa90_0 .net *"_ivl_0", 0 0, L_0x5555690ba780;  1 drivers
v0x555568f4fb50_0 .net *"_ivl_4", 0 0, L_0x5555690ba860;  1 drivers
v0x555568f4ced0_0 .net *"_ivl_6", 0 0, L_0x5555690ba920;  1 drivers
v0x555568f4cfb0_0 .net *"_ivl_8", 0 0, L_0x5555690ba990;  1 drivers
S_0x555568f3ec50 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f524a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690baef0 .functor XOR 1, L_0x5555690bb400, L_0x5555690bb570, C4<0>, C4<0>;
L_0x5555690baf60 .functor XOR 1, L_0x5555690baef0, L_0x5555690bb6a0, C4<0>, C4<0>;
L_0x5555690bb020 .functor AND 1, L_0x5555690bb400, L_0x5555690bb570, C4<1>, C4<1>;
L_0x5555690bb130 .functor XOR 1, L_0x5555690bb400, L_0x5555690bb570, C4<0>, C4<0>;
L_0x5555690bb1a0 .functor AND 1, L_0x5555690bb6a0, L_0x5555690bb130, C4<1>, C4<1>;
L_0x5555690bb2b0 .functor OR 1, L_0x5555690bb020, L_0x5555690bb1a0, C4<0>, C4<0>;
v0x555568f44500_0 .net "A", 0 0, L_0x5555690bb400;  1 drivers
v0x555568f41890_0 .net "B", 0 0, L_0x5555690bb570;  1 drivers
v0x555568f41950_0 .net "Cin", 0 0, L_0x5555690bb6a0;  1 drivers
v0x555568f33610_0 .net "Cout", 0 0, L_0x5555690bb2b0;  1 drivers
v0x555568f336d0_0 .net "Sum", 0 0, L_0x5555690baf60;  1 drivers
v0x555568f38e10_0 .net *"_ivl_0", 0 0, L_0x5555690baef0;  1 drivers
v0x555568f38ed0_0 .net *"_ivl_4", 0 0, L_0x5555690bb020;  1 drivers
v0x555568f36250_0 .net *"_ivl_6", 0 0, L_0x5555690bb130;  1 drivers
v0x555568f36330_0 .net *"_ivl_8", 0 0, L_0x5555690bb1a0;  1 drivers
S_0x555568f27fd0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f524a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690bb8d0 .functor XOR 1, L_0x5555690bbdf0, L_0x5555690bbfb0, C4<0>, C4<0>;
L_0x5555690bb940 .functor XOR 1, L_0x5555690bb8d0, L_0x5555690bc170, C4<0>, C4<0>;
L_0x5555690bba00 .functor AND 1, L_0x5555690bbdf0, L_0x5555690bbfb0, C4<1>, C4<1>;
L_0x5555690bbb10 .functor XOR 1, L_0x5555690bbdf0, L_0x5555690bbfb0, C4<0>, C4<0>;
L_0x5555690bbb80 .functor AND 1, L_0x5555690bc170, L_0x5555690bbb10, C4<1>, C4<1>;
L_0x5555690bbc90 .functor OR 1, L_0x5555690bba00, L_0x5555690bbb80, C4<0>, C4<0>;
v0x555568f2d880_0 .net "A", 0 0, L_0x5555690bbdf0;  1 drivers
v0x555568f2ac10_0 .net "B", 0 0, L_0x5555690bbfb0;  1 drivers
v0x555568f2acd0_0 .net "Cin", 0 0, L_0x5555690bc170;  1 drivers
v0x555568f1c990_0 .net "Cout", 0 0, L_0x5555690bbc90;  alias, 1 drivers
v0x555568f1ca50_0 .net "Sum", 0 0, L_0x5555690bb940;  1 drivers
v0x555568f22190_0 .net *"_ivl_0", 0 0, L_0x5555690bb8d0;  1 drivers
v0x555568f22250_0 .net *"_ivl_4", 0 0, L_0x5555690bba00;  1 drivers
v0x555568f1f5d0_0 .net *"_ivl_6", 0 0, L_0x5555690bbb10;  1 drivers
v0x555568f1f6b0_0 .net *"_ivl_8", 0 0, L_0x5555690bbb80;  1 drivers
S_0x555568f0c570 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568dd4600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ec5be0_0 .net "A", 3 0, L_0x5555690be790;  1 drivers
v0x555568ec5ce0_0 .net "B", 3 0, L_0x5555690be8a0;  1 drivers
v0x555568ec3020_0 .net "Cin", 0 0, L_0x5555690be940;  1 drivers
v0x555568ec3120_0 .net "Cout", 0 0, L_0x5555690be010;  1 drivers
v0x555568eb50e0_0 .net "Sum", 3 0, L_0x5555690be6f0;  1 drivers
v0x555568eb51d0_0 .net "carry", 2 0, L_0x5555690bdb10;  1 drivers
L_0x5555690bc9b0 .part L_0x5555690be790, 0, 1;
L_0x5555690bcae0 .part L_0x5555690be8a0, 0, 1;
L_0x5555690bcff0 .part L_0x5555690be790, 1, 1;
L_0x5555690bd120 .part L_0x5555690be8a0, 1, 1;
L_0x5555690bd250 .part L_0x5555690bdb10, 0, 1;
L_0x5555690bd7c0 .part L_0x5555690be790, 2, 1;
L_0x5555690bd8f0 .part L_0x5555690be8a0, 2, 1;
L_0x5555690bda20 .part L_0x5555690bdb10, 1, 1;
L_0x5555690bdb10 .concat8 [ 1 1 1 0], L_0x5555690bc8a0, L_0x5555690bcf30, L_0x5555690bd6b0;
L_0x5555690be170 .part L_0x5555690be790, 3, 1;
L_0x5555690be390 .part L_0x5555690be8a0, 3, 1;
L_0x5555690be550 .part L_0x5555690bdb10, 2, 1;
L_0x5555690be6f0 .concat8 [ 1 1 1 1], L_0x5555690bc690, L_0x5555690bcc80, L_0x5555690bd360, L_0x5555690bdcc0;
S_0x555568ef5ef0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690bc620 .functor XOR 1, L_0x5555690bc9b0, L_0x5555690bcae0, C4<0>, C4<0>;
L_0x5555690bc690 .functor XOR 1, L_0x5555690bc620, L_0x5555690be940, C4<0>, C4<0>;
L_0x5555690bc700 .functor AND 1, L_0x5555690bc9b0, L_0x5555690bcae0, C4<1>, C4<1>;
L_0x5555690bc770 .functor XOR 1, L_0x5555690bc9b0, L_0x5555690bcae0, C4<0>, C4<0>;
L_0x5555690bc7e0 .functor AND 1, L_0x5555690be940, L_0x5555690bc770, C4<1>, C4<1>;
L_0x5555690bc8a0 .functor OR 1, L_0x5555690bc700, L_0x5555690bc7e0, C4<0>, C4<0>;
v0x555568eea8b0_0 .net "A", 0 0, L_0x5555690bc9b0;  1 drivers
v0x555568eea970_0 .net "B", 0 0, L_0x5555690bcae0;  1 drivers
v0x555568edf270_0 .net "Cin", 0 0, L_0x5555690be940;  alias, 1 drivers
v0x555568edf340_0 .net "Cout", 0 0, L_0x5555690bc8a0;  1 drivers
v0x555568ed3c30_0 .net "Sum", 0 0, L_0x5555690bc690;  1 drivers
v0x555568ec85f0_0 .net *"_ivl_0", 0 0, L_0x5555690bc620;  1 drivers
v0x555568ec86d0_0 .net *"_ivl_4", 0 0, L_0x5555690bc700;  1 drivers
v0x555568f04460_0 .net *"_ivl_6", 0 0, L_0x5555690bc770;  1 drivers
v0x555568f04540_0 .net *"_ivl_8", 0 0, L_0x5555690bc7e0;  1 drivers
S_0x555568f09b60 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690bcc10 .functor XOR 1, L_0x5555690bcff0, L_0x5555690bd120, C4<0>, C4<0>;
L_0x5555690bcc80 .functor XOR 1, L_0x5555690bcc10, L_0x5555690bd250, C4<0>, C4<0>;
L_0x5555690bccf0 .functor AND 1, L_0x5555690bcff0, L_0x5555690bd120, C4<1>, C4<1>;
L_0x5555690bcdb0 .functor XOR 1, L_0x5555690bcff0, L_0x5555690bd120, C4<0>, C4<0>;
L_0x5555690bce20 .functor AND 1, L_0x5555690bd250, L_0x5555690bcdb0, C4<1>, C4<1>;
L_0x5555690bcf30 .functor OR 1, L_0x5555690bccf0, L_0x5555690bce20, C4<0>, C4<0>;
v0x555568f07050_0 .net "A", 0 0, L_0x5555690bcff0;  1 drivers
v0x555568ef9320_0 .net "B", 0 0, L_0x5555690bd120;  1 drivers
v0x555568ef93e0_0 .net "Cin", 0 0, L_0x5555690bd250;  1 drivers
v0x555568efeb20_0 .net "Cout", 0 0, L_0x5555690bcf30;  1 drivers
v0x555568efebe0_0 .net "Sum", 0 0, L_0x5555690bcc80;  1 drivers
v0x555568efbf60_0 .net *"_ivl_0", 0 0, L_0x5555690bcc10;  1 drivers
v0x555568efc020_0 .net *"_ivl_4", 0 0, L_0x5555690bccf0;  1 drivers
v0x555568eedce0_0 .net *"_ivl_6", 0 0, L_0x5555690bcdb0;  1 drivers
v0x555568eeddc0_0 .net *"_ivl_8", 0 0, L_0x5555690bce20;  1 drivers
S_0x555568ef34e0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690bd2f0 .functor XOR 1, L_0x5555690bd7c0, L_0x5555690bd8f0, C4<0>, C4<0>;
L_0x5555690bd360 .functor XOR 1, L_0x5555690bd2f0, L_0x5555690bda20, C4<0>, C4<0>;
L_0x5555690bd420 .functor AND 1, L_0x5555690bd7c0, L_0x5555690bd8f0, C4<1>, C4<1>;
L_0x5555690bd530 .functor XOR 1, L_0x5555690bd7c0, L_0x5555690bd8f0, C4<0>, C4<0>;
L_0x5555690bd5a0 .functor AND 1, L_0x5555690bda20, L_0x5555690bd530, C4<1>, C4<1>;
L_0x5555690bd6b0 .functor OR 1, L_0x5555690bd420, L_0x5555690bd5a0, C4<0>, C4<0>;
v0x555568ef09d0_0 .net "A", 0 0, L_0x5555690bd7c0;  1 drivers
v0x555568ee26a0_0 .net "B", 0 0, L_0x5555690bd8f0;  1 drivers
v0x555568ee2760_0 .net "Cin", 0 0, L_0x5555690bda20;  1 drivers
v0x555568ee7ea0_0 .net "Cout", 0 0, L_0x5555690bd6b0;  1 drivers
v0x555568ee7f60_0 .net "Sum", 0 0, L_0x5555690bd360;  1 drivers
v0x555568ee52e0_0 .net *"_ivl_0", 0 0, L_0x5555690bd2f0;  1 drivers
v0x555568ee53a0_0 .net *"_ivl_4", 0 0, L_0x5555690bd420;  1 drivers
v0x555568ed7060_0 .net *"_ivl_6", 0 0, L_0x5555690bd530;  1 drivers
v0x555568ed7140_0 .net *"_ivl_8", 0 0, L_0x5555690bd5a0;  1 drivers
S_0x555568edc860 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690bdc50 .functor XOR 1, L_0x5555690be170, L_0x5555690be390, C4<0>, C4<0>;
L_0x5555690bdcc0 .functor XOR 1, L_0x5555690bdc50, L_0x5555690be550, C4<0>, C4<0>;
L_0x5555690bdd80 .functor AND 1, L_0x5555690be170, L_0x5555690be390, C4<1>, C4<1>;
L_0x5555690bde90 .functor XOR 1, L_0x5555690be170, L_0x5555690be390, C4<0>, C4<0>;
L_0x5555690bdf00 .functor AND 1, L_0x5555690be550, L_0x5555690bde90, C4<1>, C4<1>;
L_0x5555690be010 .functor OR 1, L_0x5555690bdd80, L_0x5555690bdf00, C4<0>, C4<0>;
v0x555568ed9d50_0 .net "A", 0 0, L_0x5555690be170;  1 drivers
v0x555568ecba20_0 .net "B", 0 0, L_0x5555690be390;  1 drivers
v0x555568ecbae0_0 .net "Cin", 0 0, L_0x5555690be550;  1 drivers
v0x555568ed1220_0 .net "Cout", 0 0, L_0x5555690be010;  alias, 1 drivers
v0x555568ed12e0_0 .net "Sum", 0 0, L_0x5555690bdcc0;  1 drivers
v0x555568ece660_0 .net *"_ivl_0", 0 0, L_0x5555690bdc50;  1 drivers
v0x555568ece720_0 .net *"_ivl_4", 0 0, L_0x5555690bdd80;  1 drivers
v0x555568ec03e0_0 .net *"_ivl_6", 0 0, L_0x5555690bde90;  1 drivers
v0x555568ec04c0_0 .net *"_ivl_8", 0 0, L_0x5555690bdf00;  1 drivers
S_0x555568eba880 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568dd4600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e1c3b0_0 .net "A", 3 0, L_0x5555690c0c70;  1 drivers
v0x555568e1c4b0_0 .net "B", 3 0, L_0x5555690c0d10;  1 drivers
v0x555568e197f0_0 .net "Cin", 0 0, L_0x5555690c0e40;  1 drivers
v0x555568e198f0_0 .net "Cout", 0 0, L_0x5555690c0550;  1 drivers
v0x555568e0b570_0 .net "Sum", 3 0, L_0x5555690c0bd0;  1 drivers
v0x555568e0b660_0 .net "carry", 2 0, L_0x5555690c0050;  1 drivers
L_0x5555690beea0 .part L_0x5555690c0c70, 0, 1;
L_0x5555690befd0 .part L_0x5555690c0d10, 0, 1;
L_0x5555690bf530 .part L_0x5555690c0c70, 1, 1;
L_0x5555690bf660 .part L_0x5555690c0d10, 1, 1;
L_0x5555690bf790 .part L_0x5555690c0050, 0, 1;
L_0x5555690bfd00 .part L_0x5555690c0c70, 2, 1;
L_0x5555690bfe30 .part L_0x5555690c0d10, 2, 1;
L_0x5555690bff60 .part L_0x5555690c0050, 1, 1;
L_0x5555690c0050 .concat8 [ 1 1 1 0], L_0x5555690bed90, L_0x5555690bf420, L_0x5555690bfbf0;
L_0x5555690c06b0 .part L_0x5555690c0c70, 3, 1;
L_0x5555690c0870 .part L_0x5555690c0d10, 3, 1;
L_0x5555690c0a30 .part L_0x5555690c0050, 2, 1;
L_0x5555690c0bd0 .concat8 [ 1 1 1 1], L_0x5555690beb80, L_0x5555690bf170, L_0x5555690bf8a0, L_0x5555690c0200;
S_0x555568f71e40 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568eba880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690be830 .functor XOR 1, L_0x5555690beea0, L_0x5555690befd0, C4<0>, C4<0>;
L_0x5555690beb80 .functor XOR 1, L_0x5555690be830, L_0x5555690c0e40, C4<0>, C4<0>;
L_0x5555690bebf0 .functor AND 1, L_0x5555690beea0, L_0x5555690befd0, C4<1>, C4<1>;
L_0x5555690bec60 .functor XOR 1, L_0x5555690beea0, L_0x5555690befd0, C4<0>, C4<0>;
L_0x5555690becd0 .functor AND 1, L_0x5555690c0e40, L_0x5555690bec60, C4<1>, C4<1>;
L_0x5555690bed90 .functor OR 1, L_0x5555690bebf0, L_0x5555690becd0, C4<0>, C4<0>;
v0x555568e57700_0 .net "A", 0 0, L_0x5555690beea0;  1 drivers
v0x555568e577c0_0 .net "B", 0 0, L_0x5555690befd0;  1 drivers
v0x555568e4c6c0_0 .net "Cin", 0 0, L_0x5555690c0e40;  alias, 1 drivers
v0x555568e4c790_0 .net "Cout", 0 0, L_0x5555690bed90;  1 drivers
v0x555568e41080_0 .net "Sum", 0 0, L_0x5555690beb80;  1 drivers
v0x555568e35a40_0 .net *"_ivl_0", 0 0, L_0x5555690be830;  1 drivers
v0x555568e35b20_0 .net *"_ivl_4", 0 0, L_0x5555690bebf0;  1 drivers
v0x555568e2a400_0 .net *"_ivl_6", 0 0, L_0x5555690bec60;  1 drivers
v0x555568e2a4e0_0 .net *"_ivl_8", 0 0, L_0x5555690becd0;  1 drivers
S_0x555568e1edc0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568eba880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690bf100 .functor XOR 1, L_0x5555690bf530, L_0x5555690bf660, C4<0>, C4<0>;
L_0x5555690bf170 .functor XOR 1, L_0x5555690bf100, L_0x5555690bf790, C4<0>, C4<0>;
L_0x5555690bf1e0 .functor AND 1, L_0x5555690bf530, L_0x5555690bf660, C4<1>, C4<1>;
L_0x5555690bf2a0 .functor XOR 1, L_0x5555690bf530, L_0x5555690bf660, C4<0>, C4<0>;
L_0x5555690bf310 .functor AND 1, L_0x5555690bf790, L_0x5555690bf2a0, C4<1>, C4<1>;
L_0x5555690bf420 .functor OR 1, L_0x5555690bf1e0, L_0x5555690bf310, C4<0>, C4<0>;
v0x555568e13830_0 .net "A", 0 0, L_0x5555690bf530;  1 drivers
v0x555568e4f5f0_0 .net "B", 0 0, L_0x5555690bf660;  1 drivers
v0x555568e4f6b0_0 .net "Cin", 0 0, L_0x5555690bf790;  1 drivers
v0x555568e54cf0_0 .net "Cout", 0 0, L_0x5555690bf420;  1 drivers
v0x555568e54db0_0 .net "Sum", 0 0, L_0x5555690bf170;  1 drivers
v0x555568e52130_0 .net *"_ivl_0", 0 0, L_0x5555690bf100;  1 drivers
v0x555568e521f0_0 .net *"_ivl_4", 0 0, L_0x5555690bf1e0;  1 drivers
v0x555568e444b0_0 .net *"_ivl_6", 0 0, L_0x5555690bf2a0;  1 drivers
v0x555568e44590_0 .net *"_ivl_8", 0 0, L_0x5555690bf310;  1 drivers
S_0x555568e49cb0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568eba880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690bf830 .functor XOR 1, L_0x5555690bfd00, L_0x5555690bfe30, C4<0>, C4<0>;
L_0x5555690bf8a0 .functor XOR 1, L_0x5555690bf830, L_0x5555690bff60, C4<0>, C4<0>;
L_0x5555690bf960 .functor AND 1, L_0x5555690bfd00, L_0x5555690bfe30, C4<1>, C4<1>;
L_0x5555690bfa70 .functor XOR 1, L_0x5555690bfd00, L_0x5555690bfe30, C4<0>, C4<0>;
L_0x5555690bfae0 .functor AND 1, L_0x5555690bff60, L_0x5555690bfa70, C4<1>, C4<1>;
L_0x5555690bfbf0 .functor OR 1, L_0x5555690bf960, L_0x5555690bfae0, C4<0>, C4<0>;
v0x555568e471a0_0 .net "A", 0 0, L_0x5555690bfd00;  1 drivers
v0x555568e38e70_0 .net "B", 0 0, L_0x5555690bfe30;  1 drivers
v0x555568e38f30_0 .net "Cin", 0 0, L_0x5555690bff60;  1 drivers
v0x555568e3e670_0 .net "Cout", 0 0, L_0x5555690bfbf0;  1 drivers
v0x555568e3e730_0 .net "Sum", 0 0, L_0x5555690bf8a0;  1 drivers
v0x555568e3bab0_0 .net *"_ivl_0", 0 0, L_0x5555690bf830;  1 drivers
v0x555568e3bb70_0 .net *"_ivl_4", 0 0, L_0x5555690bf960;  1 drivers
v0x555568e2d830_0 .net *"_ivl_6", 0 0, L_0x5555690bfa70;  1 drivers
v0x555568e2d910_0 .net *"_ivl_8", 0 0, L_0x5555690bfae0;  1 drivers
S_0x555568e33030 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568eba880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c0190 .functor XOR 1, L_0x5555690c06b0, L_0x5555690c0870, C4<0>, C4<0>;
L_0x5555690c0200 .functor XOR 1, L_0x5555690c0190, L_0x5555690c0a30, C4<0>, C4<0>;
L_0x5555690c02c0 .functor AND 1, L_0x5555690c06b0, L_0x5555690c0870, C4<1>, C4<1>;
L_0x5555690c03d0 .functor XOR 1, L_0x5555690c06b0, L_0x5555690c0870, C4<0>, C4<0>;
L_0x5555690c0440 .functor AND 1, L_0x5555690c0a30, L_0x5555690c03d0, C4<1>, C4<1>;
L_0x5555690c0550 .functor OR 1, L_0x5555690c02c0, L_0x5555690c0440, C4<0>, C4<0>;
v0x555568e30520_0 .net "A", 0 0, L_0x5555690c06b0;  1 drivers
v0x555568e221f0_0 .net "B", 0 0, L_0x5555690c0870;  1 drivers
v0x555568e222b0_0 .net "Cin", 0 0, L_0x5555690c0a30;  1 drivers
v0x555568e279f0_0 .net "Cout", 0 0, L_0x5555690c0550;  alias, 1 drivers
v0x555568e27ab0_0 .net "Sum", 0 0, L_0x5555690c0200;  1 drivers
v0x555568e24e30_0 .net *"_ivl_0", 0 0, L_0x5555690c0190;  1 drivers
v0x555568e24ef0_0 .net *"_ivl_4", 0 0, L_0x5555690c02c0;  1 drivers
v0x555568e16bb0_0 .net *"_ivl_6", 0 0, L_0x5555690c03d0;  1 drivers
v0x555568e16c90_0 .net *"_ivl_8", 0 0, L_0x5555690c0440;  1 drivers
S_0x555568e10d70 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568dd4600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556893bea0_0 .net "A", 3 0, L_0x5555690c3040;  1 drivers
v0x55556893bfa0_0 .net "B", 3 0, L_0x5555690c3180;  1 drivers
v0x5555689392e0_0 .net "Cin", 0 0, L_0x5555690c3220;  1 drivers
v0x5555689393b0_0 .net "Cout", 0 0, L_0x5555690c2920;  1 drivers
v0x55556892b060_0 .net "Sum", 3 0, L_0x5555690c2fa0;  1 drivers
v0x55556892b150_0 .net "carry", 2 0, L_0x5555690c2420;  1 drivers
L_0x5555690c12c0 .part L_0x5555690c3040, 0, 1;
L_0x5555690c1360 .part L_0x5555690c3180, 0, 1;
L_0x5555690c18c0 .part L_0x5555690c3040, 1, 1;
L_0x5555690c19f0 .part L_0x5555690c3180, 1, 1;
L_0x5555690c1b20 .part L_0x5555690c2420, 0, 1;
L_0x5555690c2090 .part L_0x5555690c3040, 2, 1;
L_0x5555690c2200 .part L_0x5555690c3180, 2, 1;
L_0x5555690c2330 .part L_0x5555690c2420, 1, 1;
L_0x5555690c2420 .concat8 [ 1 1 1 0], L_0x5555690c11b0, L_0x5555690c17b0, L_0x5555690c1f80;
L_0x5555690c2a80 .part L_0x5555690c3040, 3, 1;
L_0x5555690c2c40 .part L_0x5555690c3180, 3, 1;
L_0x5555690c2e00 .part L_0x5555690c2420, 2, 1;
L_0x5555690c2fa0 .concat8 [ 1 1 1 1], L_0x5555690c0f50, L_0x5555690c1500, L_0x5555690c1c30, L_0x5555690c25d0;
S_0x555568e00180 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e10d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c0ee0 .functor XOR 1, L_0x5555690c12c0, L_0x5555690c1360, C4<0>, C4<0>;
L_0x5555690c0f50 .functor XOR 1, L_0x5555690c0ee0, L_0x5555690c3220, C4<0>, C4<0>;
L_0x5555690c0fc0 .functor AND 1, L_0x5555690c12c0, L_0x5555690c1360, C4<1>, C4<1>;
L_0x5555690c1080 .functor XOR 1, L_0x5555690c12c0, L_0x5555690c1360, C4<0>, C4<0>;
L_0x5555690c10f0 .functor AND 1, L_0x5555690c3220, L_0x5555690c1080, C4<1>, C4<1>;
L_0x5555690c11b0 .functor OR 1, L_0x5555690c0fc0, L_0x5555690c10f0, C4<0>, C4<0>;
v0x555568e05a10_0 .net "A", 0 0, L_0x5555690c12c0;  1 drivers
v0x555568e05ad0_0 .net "B", 0 0, L_0x5555690c1360;  1 drivers
v0x555568e02e50_0 .net "Cin", 0 0, L_0x5555690c3220;  alias, 1 drivers
v0x555568e02f20_0 .net "Cout", 0 0, L_0x5555690c11b0;  1 drivers
v0x555568c59e40_0 .net "Sum", 0 0, L_0x5555690c0f50;  1 drivers
v0x555568c59a60_0 .net *"_ivl_0", 0 0, L_0x5555690c0ee0;  1 drivers
v0x555568c59b40_0 .net *"_ivl_4", 0 0, L_0x5555690c0fc0;  1 drivers
v0x555568c5a220_0 .net *"_ivl_6", 0 0, L_0x5555690c1080;  1 drivers
v0x555568c5a2e0_0 .net *"_ivl_8", 0 0, L_0x5555690c10f0;  1 drivers
S_0x555568c44cf0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e10d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c1490 .functor XOR 1, L_0x5555690c18c0, L_0x5555690c19f0, C4<0>, C4<0>;
L_0x5555690c1500 .functor XOR 1, L_0x5555690c1490, L_0x5555690c1b20, C4<0>, C4<0>;
L_0x5555690c1570 .functor AND 1, L_0x5555690c18c0, L_0x5555690c19f0, C4<1>, C4<1>;
L_0x5555690c1630 .functor XOR 1, L_0x5555690c18c0, L_0x5555690c19f0, C4<0>, C4<0>;
L_0x5555690c16a0 .functor AND 1, L_0x5555690c1b20, L_0x5555690c1630, C4<1>, C4<1>;
L_0x5555690c17b0 .functor OR 1, L_0x5555690c1570, L_0x5555690c16a0, C4<0>, C4<0>;
v0x555568c42610_0 .net "A", 0 0, L_0x5555690c18c0;  1 drivers
v0x555568c42180_0 .net "B", 0 0, L_0x5555690c19f0;  1 drivers
v0x555568c42240_0 .net "Cin", 0 0, L_0x5555690c1b20;  1 drivers
v0x555568c2f200_0 .net "Cout", 0 0, L_0x5555690c17b0;  1 drivers
v0x555568c2f2c0_0 .net "Sum", 0 0, L_0x5555690c1500;  1 drivers
v0x555568c2ee20_0 .net *"_ivl_0", 0 0, L_0x5555690c1490;  1 drivers
v0x555568c2ef00_0 .net *"_ivl_4", 0 0, L_0x5555690c1570;  1 drivers
v0x55556894c1a0_0 .net *"_ivl_6", 0 0, L_0x5555690c1630;  1 drivers
v0x55556894c260_0 .net *"_ivl_8", 0 0, L_0x5555690c16a0;  1 drivers
S_0x55556894b6d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e10d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c1bc0 .functor XOR 1, L_0x5555690c2090, L_0x5555690c2200, C4<0>, C4<0>;
L_0x5555690c1c30 .functor XOR 1, L_0x5555690c1bc0, L_0x5555690c2330, C4<0>, C4<0>;
L_0x5555690c1cf0 .functor AND 1, L_0x5555690c2090, L_0x5555690c2200, C4<1>, C4<1>;
L_0x5555690c1e00 .functor XOR 1, L_0x5555690c2090, L_0x5555690c2200, C4<0>, C4<0>;
L_0x5555690c1e70 .functor AND 1, L_0x5555690c2330, L_0x5555690c1e00, C4<1>, C4<1>;
L_0x5555690c1f80 .functor OR 1, L_0x5555690c1cf0, L_0x5555690c1e70, C4<0>, C4<0>;
v0x5555689499a0_0 .net "A", 0 0, L_0x5555690c2090;  1 drivers
v0x55556893e8b0_0 .net "B", 0 0, L_0x5555690c2200;  1 drivers
v0x55556893e950_0 .net "Cin", 0 0, L_0x5555690c2330;  1 drivers
v0x555568933270_0 .net "Cout", 0 0, L_0x5555690c1f80;  1 drivers
v0x555568933330_0 .net "Sum", 0 0, L_0x5555690c1c30;  1 drivers
v0x555568927c30_0 .net *"_ivl_0", 0 0, L_0x5555690c1bc0;  1 drivers
v0x555568927d10_0 .net *"_ivl_4", 0 0, L_0x5555690c1cf0;  1 drivers
v0x55556891c5f0_0 .net *"_ivl_6", 0 0, L_0x5555690c1e00;  1 drivers
v0x55556891c6b0_0 .net *"_ivl_8", 0 0, L_0x5555690c1e70;  1 drivers
S_0x555568910fb0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e10d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c2560 .functor XOR 1, L_0x5555690c2a80, L_0x5555690c2c40, C4<0>, C4<0>;
L_0x5555690c25d0 .functor XOR 1, L_0x5555690c2560, L_0x5555690c2e00, C4<0>, C4<0>;
L_0x5555690c2690 .functor AND 1, L_0x5555690c2a80, L_0x5555690c2c40, C4<1>, C4<1>;
L_0x5555690c27a0 .functor XOR 1, L_0x5555690c2a80, L_0x5555690c2c40, C4<0>, C4<0>;
L_0x5555690c2810 .functor AND 1, L_0x5555690c2e00, L_0x5555690c27a0, C4<1>, C4<1>;
L_0x5555690c2920 .functor OR 1, L_0x5555690c2690, L_0x5555690c2810, C4<0>, C4<0>;
v0x555568905a20_0 .net "A", 0 0, L_0x5555690c2a80;  1 drivers
v0x5555689417e0_0 .net "B", 0 0, L_0x5555690c2c40;  1 drivers
v0x5555689418a0_0 .net "Cin", 0 0, L_0x5555690c2e00;  1 drivers
v0x555568946ee0_0 .net "Cout", 0 0, L_0x5555690c2920;  alias, 1 drivers
v0x555568946fa0_0 .net "Sum", 0 0, L_0x5555690c25d0;  1 drivers
v0x555568944320_0 .net *"_ivl_0", 0 0, L_0x5555690c2560;  1 drivers
v0x5555689443e0_0 .net *"_ivl_4", 0 0, L_0x5555690c2690;  1 drivers
v0x5555689366a0_0 .net *"_ivl_6", 0 0, L_0x5555690c27a0;  1 drivers
v0x555568936780_0 .net *"_ivl_8", 0 0, L_0x5555690c2810;  1 drivers
S_0x555568930860 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568dd4600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568a723c0_0 .net "A", 3 0, L_0x5555690c5660;  1 drivers
v0x555568a724c0_0 .net "B", 3 0, L_0x5555690c57c0;  1 drivers
v0x555568a7c6b0_0 .net "Cin", 0 0, L_0x5555690c5860;  1 drivers
v0x555568a7c780_0 .net "Cout", 0 0, L_0x5555690c4f50;  alias, 1 drivers
v0x555568a7ba70_0 .net "Sum", 3 0, L_0x5555690c55c0;  1 drivers
v0x555568a7bb10_0 .net "carry", 2 0, L_0x5555690c4a50;  1 drivers
L_0x5555690c37e0 .part L_0x5555690c5660, 0, 1;
L_0x5555690c3910 .part L_0x5555690c57c0, 0, 1;
L_0x5555690c3eb0 .part L_0x5555690c5660, 1, 1;
L_0x5555690c3fe0 .part L_0x5555690c57c0, 1, 1;
L_0x5555690c4110 .part L_0x5555690c4a50, 0, 1;
L_0x5555690c46c0 .part L_0x5555690c5660, 2, 1;
L_0x5555690c4830 .part L_0x5555690c57c0, 2, 1;
L_0x5555690c4960 .part L_0x5555690c4a50, 1, 1;
L_0x5555690c4a50 .concat8 [ 1 1 1 0], L_0x5555690c3690, L_0x5555690c3d60, L_0x5555690c4570;
L_0x5555690c50a0 .part L_0x5555690c5660, 3, 1;
L_0x5555690c5260 .part L_0x5555690c57c0, 3, 1;
L_0x5555690c5420 .part L_0x5555690c4a50, 2, 1;
L_0x5555690c55c0 .concat8 [ 1 1 1 1], L_0x5555690c33e0, L_0x5555690c3ab0, L_0x5555690c4220, L_0x5555690c4c00;
S_0x55556891fa20 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568930860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c3370 .functor XOR 1, L_0x5555690c37e0, L_0x5555690c3910, C4<0>, C4<0>;
L_0x5555690c33e0 .functor XOR 1, L_0x5555690c3370, L_0x5555690c5860, C4<0>, C4<0>;
L_0x5555690c3450 .functor AND 1, L_0x5555690c37e0, L_0x5555690c3910, C4<1>, C4<1>;
L_0x5555690c3560 .functor XOR 1, L_0x5555690c37e0, L_0x5555690c3910, C4<0>, C4<0>;
L_0x5555690c35d0 .functor AND 1, L_0x5555690c5860, L_0x5555690c3560, C4<1>, C4<1>;
L_0x5555690c3690 .functor OR 1, L_0x5555690c3450, L_0x5555690c35d0, C4<0>, C4<0>;
v0x555568925220_0 .net "A", 0 0, L_0x5555690c37e0;  1 drivers
v0x555568925300_0 .net "B", 0 0, L_0x5555690c3910;  1 drivers
v0x555568922660_0 .net "Cin", 0 0, L_0x5555690c5860;  alias, 1 drivers
v0x555568922730_0 .net "Cout", 0 0, L_0x5555690c3690;  1 drivers
v0x5555689143e0_0 .net "Sum", 0 0, L_0x5555690c33e0;  1 drivers
v0x555568919be0_0 .net *"_ivl_0", 0 0, L_0x5555690c3370;  1 drivers
v0x555568919cc0_0 .net *"_ivl_4", 0 0, L_0x5555690c3450;  1 drivers
v0x555568917020_0 .net *"_ivl_6", 0 0, L_0x5555690c3560;  1 drivers
v0x5555689170e0_0 .net *"_ivl_8", 0 0, L_0x5555690c35d0;  1 drivers
S_0x555568908da0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568930860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c3a40 .functor XOR 1, L_0x5555690c3eb0, L_0x5555690c3fe0, C4<0>, C4<0>;
L_0x5555690c3ab0 .functor XOR 1, L_0x5555690c3a40, L_0x5555690c4110, C4<0>, C4<0>;
L_0x5555690c3b20 .functor AND 1, L_0x5555690c3eb0, L_0x5555690c3fe0, C4<1>, C4<1>;
L_0x5555690c3be0 .functor XOR 1, L_0x5555690c3eb0, L_0x5555690c3fe0, C4<0>, C4<0>;
L_0x5555690c3c50 .functor AND 1, L_0x5555690c4110, L_0x5555690c3be0, C4<1>, C4<1>;
L_0x5555690c3d60 .functor OR 1, L_0x5555690c3b20, L_0x5555690c3c50, C4<0>, C4<0>;
v0x55556890e650_0 .net "A", 0 0, L_0x5555690c3eb0;  1 drivers
v0x55556890b9e0_0 .net "B", 0 0, L_0x5555690c3fe0;  1 drivers
v0x55556890baa0_0 .net "Cin", 0 0, L_0x5555690c4110;  1 drivers
v0x5555688fd760_0 .net "Cout", 0 0, L_0x5555690c3d60;  1 drivers
v0x5555688fd820_0 .net "Sum", 0 0, L_0x5555690c3ab0;  1 drivers
v0x555568902f60_0 .net *"_ivl_0", 0 0, L_0x5555690c3a40;  1 drivers
v0x555568903040_0 .net *"_ivl_4", 0 0, L_0x5555690c3b20;  1 drivers
v0x5555689003a0_0 .net *"_ivl_6", 0 0, L_0x5555690c3be0;  1 drivers
v0x555568900460_0 .net *"_ivl_8", 0 0, L_0x5555690c3c50;  1 drivers
S_0x5555688f2530 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568930860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c41b0 .functor XOR 1, L_0x5555690c46c0, L_0x5555690c4830, C4<0>, C4<0>;
L_0x5555690c4220 .functor XOR 1, L_0x5555690c41b0, L_0x5555690c4960, C4<0>, C4<0>;
L_0x5555690c42e0 .functor AND 1, L_0x5555690c46c0, L_0x5555690c4830, C4<1>, C4<1>;
L_0x5555690c43f0 .functor XOR 1, L_0x5555690c46c0, L_0x5555690c4830, C4<0>, C4<0>;
L_0x5555690c4460 .functor AND 1, L_0x5555690c4960, L_0x5555690c43f0, C4<1>, C4<1>;
L_0x5555690c4570 .functor OR 1, L_0x5555690c42e0, L_0x5555690c4460, C4<0>, C4<0>;
v0x5555688f7ba0_0 .net "A", 0 0, L_0x5555690c46c0;  1 drivers
v0x5555688f5050_0 .net "B", 0 0, L_0x5555690c4830;  1 drivers
v0x5555688f5110_0 .net "Cin", 0 0, L_0x5555690c4960;  1 drivers
v0x555568a792b0_0 .net "Cout", 0 0, L_0x5555690c4570;  1 drivers
v0x555568a79370_0 .net "Sum", 0 0, L_0x5555690c4220;  1 drivers
v0x555568a78ed0_0 .net *"_ivl_0", 0 0, L_0x5555690c41b0;  1 drivers
v0x555568a78fb0_0 .net *"_ivl_4", 0 0, L_0x5555690c42e0;  1 drivers
v0x555568a78af0_0 .net *"_ivl_6", 0 0, L_0x5555690c43f0;  1 drivers
v0x555568a78bb0_0 .net *"_ivl_8", 0 0, L_0x5555690c4460;  1 drivers
S_0x555568a78710 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568930860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690c4b90 .functor XOR 1, L_0x5555690c50a0, L_0x5555690c5260, C4<0>, C4<0>;
L_0x5555690c4c00 .functor XOR 1, L_0x5555690c4b90, L_0x5555690c5420, C4<0>, C4<0>;
L_0x5555690c4cc0 .functor AND 1, L_0x5555690c50a0, L_0x5555690c5260, C4<1>, C4<1>;
L_0x5555690c4dd0 .functor XOR 1, L_0x5555690c50a0, L_0x5555690c5260, C4<0>, C4<0>;
L_0x5555690c4e40 .functor AND 1, L_0x5555690c5420, L_0x5555690c4dd0, C4<1>, C4<1>;
L_0x5555690c4f50 .functor OR 1, L_0x5555690c4cc0, L_0x5555690c4e40, C4<0>, C4<0>;
v0x555568a783e0_0 .net "A", 0 0, L_0x5555690c50a0;  1 drivers
v0x555568a77f50_0 .net "B", 0 0, L_0x5555690c5260;  1 drivers
v0x555568a78010_0 .net "Cin", 0 0, L_0x5555690c5420;  1 drivers
v0x555568a77b70_0 .net "Cout", 0 0, L_0x5555690c4f50;  alias, 1 drivers
v0x555568a77c30_0 .net "Sum", 0 0, L_0x5555690c4c00;  1 drivers
v0x555568a77790_0 .net *"_ivl_0", 0 0, L_0x5555690c4b90;  1 drivers
v0x555568a77870_0 .net *"_ivl_4", 0 0, L_0x5555690c4cc0;  1 drivers
v0x555568a77400_0 .net *"_ivl_6", 0 0, L_0x5555690c4dd0;  1 drivers
v0x555568a774e0_0 .net *"_ivl_8", 0 0, L_0x5555690c4e40;  1 drivers
S_0x55556897a0e0 .scope module, "u_stage_if" "stage_if" 13 217, 29 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_redirect_pc";
    .port_info 5 /INPUT 1 "i_redirect_valid";
    .port_info 6 /INPUT 1 "i_btb_update";
    .port_info 7 /INPUT 32 "i_btb_update_pc";
    .port_info 8 /INPUT 32 "i_btb_update_target";
    .port_info 9 /OUTPUT 32 "o_imem_addr";
    .port_info 10 /INPUT 32 "i_imem_rdata";
    .port_info 11 /OUTPUT 32 "o_pc";
    .port_info 12 /OUTPUT 32 "o_instr";
    .port_info 13 /OUTPUT 1 "o_pred_taken";
P_0x555568c9faf0 .param/l "BTB_INDEX_BITS" 1 29 35, +C4<00000000000000000000000000000110>;
P_0x555568c9fb30 .param/l "BTB_SIZE" 1 29 34, +C4<00000000000000000000000001000000>;
L_0x555569091dd0 .functor BUFZ 32, v0x555568dcae30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569091e40 .functor BUFZ 32, v0x555568dcae30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569091eb0 .functor BUFZ 1, v0x555568dc9fe0_0, C4<0>, C4<0>, C4<0>;
L_0x5555691bf6e0 .functor BUFT 32, L_0x5555690925c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568dd23d0_0 .net "btb_index", 5 0, L_0x55556907e9a0;  1 drivers
v0x555568dd24b0 .array "btb_tag", 0 63, 31 0;
v0x555568dd5580 .array "btb_target", 0 63, 31 0;
v0x555568dd5640 .array "btb_valid", 0 63, 0 0;
v0x555568dd6470_0 .net "cout_dummy", 0 0, L_0x555569090e60;  1 drivers
v0x555568dd6510_0 .net "i_btb_update", 0 0, L_0x555569092230;  1 drivers
v0x555568dd2a60_0 .net "i_btb_update_pc", 31 0, L_0x5555690c7200;  alias, 1 drivers
v0x555568dd2b20_0 .net "i_btb_update_target", 31 0, L_0x5555690c7300;  alias, 1 drivers
v0x555568dd3a90_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
L_0x7f38a6a723c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568dd3b30_0 .net "i_flush", 0 0, L_0x7f38a6a723c0;  1 drivers
v0x555568dcfea0_0 .net "i_imem_rdata", 31 0, L_0x5555690925c0;  alias, 1 drivers
v0x555568dcff90_0 .net "i_redirect_pc", 31 0, v0x5555689a6010_0;  alias, 1 drivers
v0x555568dd0ed0_0 .net "i_redirect_valid", 0 0, L_0x555569092080;  1 drivers
v0x555568dd0f70_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568dcd650_0 .net "i_stall", 0 0, L_0x555569091f20;  1 drivers
v0x555568dcd6f0_0 .net "o_imem_addr", 31 0, L_0x555569091dd0;  alias, 1 drivers
v0x555568dce680_0 .net "o_instr", 31 0, L_0x5555691bf6e0;  alias, 1 drivers
v0x555568dc9950_0 .net "o_pc", 31 0, L_0x555569091e40;  alias, 1 drivers
v0x555568dc9a20_0 .net "o_pred_taken", 0 0, L_0x555569091eb0;  alias, 1 drivers
v0x555568dc6d90_0 .var "pc_next", 31 0;
v0x555568dc6e30_0 .net "pc_plus4", 31 0, L_0x555569091b00;  1 drivers
v0x555568dc9f40_0 .var "pc_pred", 31 0;
v0x555568dc9fe0_0 .var "pred_taken", 0 0;
v0x555568dcae30_0 .var "r_pc", 31 0;
v0x555568dcaf20_0 .net "update_index", 5 0, L_0x55556907ea90;  1 drivers
E_0x555568e5cd20/0 .event anyedge, v0x555568dd0ed0_0, v0x5555689a6010_0, v0x555568dc9fe0_0, v0x555568dc9f40_0;
E_0x555568e5cd20/1 .event anyedge, v0x555568dd4f90_0;
E_0x555568e5cd20 .event/or E_0x555568e5cd20/0, E_0x555568e5cd20/1;
v0x555568dd5640_0 .array/port v0x555568dd5640, 0;
v0x555568dd5640_1 .array/port v0x555568dd5640, 1;
E_0x555568ac01a0/0 .event anyedge, v0x555568dd4f90_0, v0x555568dd23d0_0, v0x555568dd5640_0, v0x555568dd5640_1;
v0x555568dd5640_2 .array/port v0x555568dd5640, 2;
v0x555568dd5640_3 .array/port v0x555568dd5640, 3;
v0x555568dd5640_4 .array/port v0x555568dd5640, 4;
v0x555568dd5640_5 .array/port v0x555568dd5640, 5;
E_0x555568ac01a0/1 .event anyedge, v0x555568dd5640_2, v0x555568dd5640_3, v0x555568dd5640_4, v0x555568dd5640_5;
v0x555568dd5640_6 .array/port v0x555568dd5640, 6;
v0x555568dd5640_7 .array/port v0x555568dd5640, 7;
v0x555568dd5640_8 .array/port v0x555568dd5640, 8;
v0x555568dd5640_9 .array/port v0x555568dd5640, 9;
E_0x555568ac01a0/2 .event anyedge, v0x555568dd5640_6, v0x555568dd5640_7, v0x555568dd5640_8, v0x555568dd5640_9;
v0x555568dd5640_10 .array/port v0x555568dd5640, 10;
v0x555568dd5640_11 .array/port v0x555568dd5640, 11;
v0x555568dd5640_12 .array/port v0x555568dd5640, 12;
v0x555568dd5640_13 .array/port v0x555568dd5640, 13;
E_0x555568ac01a0/3 .event anyedge, v0x555568dd5640_10, v0x555568dd5640_11, v0x555568dd5640_12, v0x555568dd5640_13;
v0x555568dd5640_14 .array/port v0x555568dd5640, 14;
v0x555568dd5640_15 .array/port v0x555568dd5640, 15;
v0x555568dd5640_16 .array/port v0x555568dd5640, 16;
v0x555568dd5640_17 .array/port v0x555568dd5640, 17;
E_0x555568ac01a0/4 .event anyedge, v0x555568dd5640_14, v0x555568dd5640_15, v0x555568dd5640_16, v0x555568dd5640_17;
v0x555568dd5640_18 .array/port v0x555568dd5640, 18;
v0x555568dd5640_19 .array/port v0x555568dd5640, 19;
v0x555568dd5640_20 .array/port v0x555568dd5640, 20;
v0x555568dd5640_21 .array/port v0x555568dd5640, 21;
E_0x555568ac01a0/5 .event anyedge, v0x555568dd5640_18, v0x555568dd5640_19, v0x555568dd5640_20, v0x555568dd5640_21;
v0x555568dd5640_22 .array/port v0x555568dd5640, 22;
v0x555568dd5640_23 .array/port v0x555568dd5640, 23;
v0x555568dd5640_24 .array/port v0x555568dd5640, 24;
v0x555568dd5640_25 .array/port v0x555568dd5640, 25;
E_0x555568ac01a0/6 .event anyedge, v0x555568dd5640_22, v0x555568dd5640_23, v0x555568dd5640_24, v0x555568dd5640_25;
v0x555568dd5640_26 .array/port v0x555568dd5640, 26;
v0x555568dd5640_27 .array/port v0x555568dd5640, 27;
v0x555568dd5640_28 .array/port v0x555568dd5640, 28;
v0x555568dd5640_29 .array/port v0x555568dd5640, 29;
E_0x555568ac01a0/7 .event anyedge, v0x555568dd5640_26, v0x555568dd5640_27, v0x555568dd5640_28, v0x555568dd5640_29;
v0x555568dd5640_30 .array/port v0x555568dd5640, 30;
v0x555568dd5640_31 .array/port v0x555568dd5640, 31;
v0x555568dd5640_32 .array/port v0x555568dd5640, 32;
v0x555568dd5640_33 .array/port v0x555568dd5640, 33;
E_0x555568ac01a0/8 .event anyedge, v0x555568dd5640_30, v0x555568dd5640_31, v0x555568dd5640_32, v0x555568dd5640_33;
v0x555568dd5640_34 .array/port v0x555568dd5640, 34;
v0x555568dd5640_35 .array/port v0x555568dd5640, 35;
v0x555568dd5640_36 .array/port v0x555568dd5640, 36;
v0x555568dd5640_37 .array/port v0x555568dd5640, 37;
E_0x555568ac01a0/9 .event anyedge, v0x555568dd5640_34, v0x555568dd5640_35, v0x555568dd5640_36, v0x555568dd5640_37;
v0x555568dd5640_38 .array/port v0x555568dd5640, 38;
v0x555568dd5640_39 .array/port v0x555568dd5640, 39;
v0x555568dd5640_40 .array/port v0x555568dd5640, 40;
v0x555568dd5640_41 .array/port v0x555568dd5640, 41;
E_0x555568ac01a0/10 .event anyedge, v0x555568dd5640_38, v0x555568dd5640_39, v0x555568dd5640_40, v0x555568dd5640_41;
v0x555568dd5640_42 .array/port v0x555568dd5640, 42;
v0x555568dd5640_43 .array/port v0x555568dd5640, 43;
v0x555568dd5640_44 .array/port v0x555568dd5640, 44;
v0x555568dd5640_45 .array/port v0x555568dd5640, 45;
E_0x555568ac01a0/11 .event anyedge, v0x555568dd5640_42, v0x555568dd5640_43, v0x555568dd5640_44, v0x555568dd5640_45;
v0x555568dd5640_46 .array/port v0x555568dd5640, 46;
v0x555568dd5640_47 .array/port v0x555568dd5640, 47;
v0x555568dd5640_48 .array/port v0x555568dd5640, 48;
v0x555568dd5640_49 .array/port v0x555568dd5640, 49;
E_0x555568ac01a0/12 .event anyedge, v0x555568dd5640_46, v0x555568dd5640_47, v0x555568dd5640_48, v0x555568dd5640_49;
v0x555568dd5640_50 .array/port v0x555568dd5640, 50;
v0x555568dd5640_51 .array/port v0x555568dd5640, 51;
v0x555568dd5640_52 .array/port v0x555568dd5640, 52;
v0x555568dd5640_53 .array/port v0x555568dd5640, 53;
E_0x555568ac01a0/13 .event anyedge, v0x555568dd5640_50, v0x555568dd5640_51, v0x555568dd5640_52, v0x555568dd5640_53;
v0x555568dd5640_54 .array/port v0x555568dd5640, 54;
v0x555568dd5640_55 .array/port v0x555568dd5640, 55;
v0x555568dd5640_56 .array/port v0x555568dd5640, 56;
v0x555568dd5640_57 .array/port v0x555568dd5640, 57;
E_0x555568ac01a0/14 .event anyedge, v0x555568dd5640_54, v0x555568dd5640_55, v0x555568dd5640_56, v0x555568dd5640_57;
v0x555568dd5640_58 .array/port v0x555568dd5640, 58;
v0x555568dd5640_59 .array/port v0x555568dd5640, 59;
v0x555568dd5640_60 .array/port v0x555568dd5640, 60;
v0x555568dd5640_61 .array/port v0x555568dd5640, 61;
E_0x555568ac01a0/15 .event anyedge, v0x555568dd5640_58, v0x555568dd5640_59, v0x555568dd5640_60, v0x555568dd5640_61;
v0x555568dd5640_62 .array/port v0x555568dd5640, 62;
v0x555568dd5640_63 .array/port v0x555568dd5640, 63;
v0x555568dd24b0_0 .array/port v0x555568dd24b0, 0;
v0x555568dd24b0_1 .array/port v0x555568dd24b0, 1;
E_0x555568ac01a0/16 .event anyedge, v0x555568dd5640_62, v0x555568dd5640_63, v0x555568dd24b0_0, v0x555568dd24b0_1;
v0x555568dd24b0_2 .array/port v0x555568dd24b0, 2;
v0x555568dd24b0_3 .array/port v0x555568dd24b0, 3;
v0x555568dd24b0_4 .array/port v0x555568dd24b0, 4;
v0x555568dd24b0_5 .array/port v0x555568dd24b0, 5;
E_0x555568ac01a0/17 .event anyedge, v0x555568dd24b0_2, v0x555568dd24b0_3, v0x555568dd24b0_4, v0x555568dd24b0_5;
v0x555568dd24b0_6 .array/port v0x555568dd24b0, 6;
v0x555568dd24b0_7 .array/port v0x555568dd24b0, 7;
v0x555568dd24b0_8 .array/port v0x555568dd24b0, 8;
v0x555568dd24b0_9 .array/port v0x555568dd24b0, 9;
E_0x555568ac01a0/18 .event anyedge, v0x555568dd24b0_6, v0x555568dd24b0_7, v0x555568dd24b0_8, v0x555568dd24b0_9;
v0x555568dd24b0_10 .array/port v0x555568dd24b0, 10;
v0x555568dd24b0_11 .array/port v0x555568dd24b0, 11;
v0x555568dd24b0_12 .array/port v0x555568dd24b0, 12;
v0x555568dd24b0_13 .array/port v0x555568dd24b0, 13;
E_0x555568ac01a0/19 .event anyedge, v0x555568dd24b0_10, v0x555568dd24b0_11, v0x555568dd24b0_12, v0x555568dd24b0_13;
v0x555568dd24b0_14 .array/port v0x555568dd24b0, 14;
v0x555568dd24b0_15 .array/port v0x555568dd24b0, 15;
v0x555568dd24b0_16 .array/port v0x555568dd24b0, 16;
v0x555568dd24b0_17 .array/port v0x555568dd24b0, 17;
E_0x555568ac01a0/20 .event anyedge, v0x555568dd24b0_14, v0x555568dd24b0_15, v0x555568dd24b0_16, v0x555568dd24b0_17;
v0x555568dd24b0_18 .array/port v0x555568dd24b0, 18;
v0x555568dd24b0_19 .array/port v0x555568dd24b0, 19;
v0x555568dd24b0_20 .array/port v0x555568dd24b0, 20;
v0x555568dd24b0_21 .array/port v0x555568dd24b0, 21;
E_0x555568ac01a0/21 .event anyedge, v0x555568dd24b0_18, v0x555568dd24b0_19, v0x555568dd24b0_20, v0x555568dd24b0_21;
v0x555568dd24b0_22 .array/port v0x555568dd24b0, 22;
v0x555568dd24b0_23 .array/port v0x555568dd24b0, 23;
v0x555568dd24b0_24 .array/port v0x555568dd24b0, 24;
v0x555568dd24b0_25 .array/port v0x555568dd24b0, 25;
E_0x555568ac01a0/22 .event anyedge, v0x555568dd24b0_22, v0x555568dd24b0_23, v0x555568dd24b0_24, v0x555568dd24b0_25;
v0x555568dd24b0_26 .array/port v0x555568dd24b0, 26;
v0x555568dd24b0_27 .array/port v0x555568dd24b0, 27;
v0x555568dd24b0_28 .array/port v0x555568dd24b0, 28;
v0x555568dd24b0_29 .array/port v0x555568dd24b0, 29;
E_0x555568ac01a0/23 .event anyedge, v0x555568dd24b0_26, v0x555568dd24b0_27, v0x555568dd24b0_28, v0x555568dd24b0_29;
v0x555568dd24b0_30 .array/port v0x555568dd24b0, 30;
v0x555568dd24b0_31 .array/port v0x555568dd24b0, 31;
v0x555568dd24b0_32 .array/port v0x555568dd24b0, 32;
v0x555568dd24b0_33 .array/port v0x555568dd24b0, 33;
E_0x555568ac01a0/24 .event anyedge, v0x555568dd24b0_30, v0x555568dd24b0_31, v0x555568dd24b0_32, v0x555568dd24b0_33;
v0x555568dd24b0_34 .array/port v0x555568dd24b0, 34;
v0x555568dd24b0_35 .array/port v0x555568dd24b0, 35;
v0x555568dd24b0_36 .array/port v0x555568dd24b0, 36;
v0x555568dd24b0_37 .array/port v0x555568dd24b0, 37;
E_0x555568ac01a0/25 .event anyedge, v0x555568dd24b0_34, v0x555568dd24b0_35, v0x555568dd24b0_36, v0x555568dd24b0_37;
v0x555568dd24b0_38 .array/port v0x555568dd24b0, 38;
v0x555568dd24b0_39 .array/port v0x555568dd24b0, 39;
v0x555568dd24b0_40 .array/port v0x555568dd24b0, 40;
v0x555568dd24b0_41 .array/port v0x555568dd24b0, 41;
E_0x555568ac01a0/26 .event anyedge, v0x555568dd24b0_38, v0x555568dd24b0_39, v0x555568dd24b0_40, v0x555568dd24b0_41;
v0x555568dd24b0_42 .array/port v0x555568dd24b0, 42;
v0x555568dd24b0_43 .array/port v0x555568dd24b0, 43;
v0x555568dd24b0_44 .array/port v0x555568dd24b0, 44;
v0x555568dd24b0_45 .array/port v0x555568dd24b0, 45;
E_0x555568ac01a0/27 .event anyedge, v0x555568dd24b0_42, v0x555568dd24b0_43, v0x555568dd24b0_44, v0x555568dd24b0_45;
v0x555568dd24b0_46 .array/port v0x555568dd24b0, 46;
v0x555568dd24b0_47 .array/port v0x555568dd24b0, 47;
v0x555568dd24b0_48 .array/port v0x555568dd24b0, 48;
v0x555568dd24b0_49 .array/port v0x555568dd24b0, 49;
E_0x555568ac01a0/28 .event anyedge, v0x555568dd24b0_46, v0x555568dd24b0_47, v0x555568dd24b0_48, v0x555568dd24b0_49;
v0x555568dd24b0_50 .array/port v0x555568dd24b0, 50;
v0x555568dd24b0_51 .array/port v0x555568dd24b0, 51;
v0x555568dd24b0_52 .array/port v0x555568dd24b0, 52;
v0x555568dd24b0_53 .array/port v0x555568dd24b0, 53;
E_0x555568ac01a0/29 .event anyedge, v0x555568dd24b0_50, v0x555568dd24b0_51, v0x555568dd24b0_52, v0x555568dd24b0_53;
v0x555568dd24b0_54 .array/port v0x555568dd24b0, 54;
v0x555568dd24b0_55 .array/port v0x555568dd24b0, 55;
v0x555568dd24b0_56 .array/port v0x555568dd24b0, 56;
v0x555568dd24b0_57 .array/port v0x555568dd24b0, 57;
E_0x555568ac01a0/30 .event anyedge, v0x555568dd24b0_54, v0x555568dd24b0_55, v0x555568dd24b0_56, v0x555568dd24b0_57;
v0x555568dd24b0_58 .array/port v0x555568dd24b0, 58;
v0x555568dd24b0_59 .array/port v0x555568dd24b0, 59;
v0x555568dd24b0_60 .array/port v0x555568dd24b0, 60;
v0x555568dd24b0_61 .array/port v0x555568dd24b0, 61;
E_0x555568ac01a0/31 .event anyedge, v0x555568dd24b0_58, v0x555568dd24b0_59, v0x555568dd24b0_60, v0x555568dd24b0_61;
v0x555568dd24b0_62 .array/port v0x555568dd24b0, 62;
v0x555568dd24b0_63 .array/port v0x555568dd24b0, 63;
v0x555568dd5580_0 .array/port v0x555568dd5580, 0;
E_0x555568ac01a0/32 .event anyedge, v0x555568dd24b0_62, v0x555568dd24b0_63, v0x555568dd8bf0_0, v0x555568dd5580_0;
v0x555568dd5580_1 .array/port v0x555568dd5580, 1;
v0x555568dd5580_2 .array/port v0x555568dd5580, 2;
v0x555568dd5580_3 .array/port v0x555568dd5580, 3;
v0x555568dd5580_4 .array/port v0x555568dd5580, 4;
E_0x555568ac01a0/33 .event anyedge, v0x555568dd5580_1, v0x555568dd5580_2, v0x555568dd5580_3, v0x555568dd5580_4;
v0x555568dd5580_5 .array/port v0x555568dd5580, 5;
v0x555568dd5580_6 .array/port v0x555568dd5580, 6;
v0x555568dd5580_7 .array/port v0x555568dd5580, 7;
v0x555568dd5580_8 .array/port v0x555568dd5580, 8;
E_0x555568ac01a0/34 .event anyedge, v0x555568dd5580_5, v0x555568dd5580_6, v0x555568dd5580_7, v0x555568dd5580_8;
v0x555568dd5580_9 .array/port v0x555568dd5580, 9;
v0x555568dd5580_10 .array/port v0x555568dd5580, 10;
v0x555568dd5580_11 .array/port v0x555568dd5580, 11;
v0x555568dd5580_12 .array/port v0x555568dd5580, 12;
E_0x555568ac01a0/35 .event anyedge, v0x555568dd5580_9, v0x555568dd5580_10, v0x555568dd5580_11, v0x555568dd5580_12;
v0x555568dd5580_13 .array/port v0x555568dd5580, 13;
v0x555568dd5580_14 .array/port v0x555568dd5580, 14;
v0x555568dd5580_15 .array/port v0x555568dd5580, 15;
v0x555568dd5580_16 .array/port v0x555568dd5580, 16;
E_0x555568ac01a0/36 .event anyedge, v0x555568dd5580_13, v0x555568dd5580_14, v0x555568dd5580_15, v0x555568dd5580_16;
v0x555568dd5580_17 .array/port v0x555568dd5580, 17;
v0x555568dd5580_18 .array/port v0x555568dd5580, 18;
v0x555568dd5580_19 .array/port v0x555568dd5580, 19;
v0x555568dd5580_20 .array/port v0x555568dd5580, 20;
E_0x555568ac01a0/37 .event anyedge, v0x555568dd5580_17, v0x555568dd5580_18, v0x555568dd5580_19, v0x555568dd5580_20;
v0x555568dd5580_21 .array/port v0x555568dd5580, 21;
v0x555568dd5580_22 .array/port v0x555568dd5580, 22;
v0x555568dd5580_23 .array/port v0x555568dd5580, 23;
v0x555568dd5580_24 .array/port v0x555568dd5580, 24;
E_0x555568ac01a0/38 .event anyedge, v0x555568dd5580_21, v0x555568dd5580_22, v0x555568dd5580_23, v0x555568dd5580_24;
v0x555568dd5580_25 .array/port v0x555568dd5580, 25;
v0x555568dd5580_26 .array/port v0x555568dd5580, 26;
v0x555568dd5580_27 .array/port v0x555568dd5580, 27;
v0x555568dd5580_28 .array/port v0x555568dd5580, 28;
E_0x555568ac01a0/39 .event anyedge, v0x555568dd5580_25, v0x555568dd5580_26, v0x555568dd5580_27, v0x555568dd5580_28;
v0x555568dd5580_29 .array/port v0x555568dd5580, 29;
v0x555568dd5580_30 .array/port v0x555568dd5580, 30;
v0x555568dd5580_31 .array/port v0x555568dd5580, 31;
v0x555568dd5580_32 .array/port v0x555568dd5580, 32;
E_0x555568ac01a0/40 .event anyedge, v0x555568dd5580_29, v0x555568dd5580_30, v0x555568dd5580_31, v0x555568dd5580_32;
v0x555568dd5580_33 .array/port v0x555568dd5580, 33;
v0x555568dd5580_34 .array/port v0x555568dd5580, 34;
v0x555568dd5580_35 .array/port v0x555568dd5580, 35;
v0x555568dd5580_36 .array/port v0x555568dd5580, 36;
E_0x555568ac01a0/41 .event anyedge, v0x555568dd5580_33, v0x555568dd5580_34, v0x555568dd5580_35, v0x555568dd5580_36;
v0x555568dd5580_37 .array/port v0x555568dd5580, 37;
v0x555568dd5580_38 .array/port v0x555568dd5580, 38;
v0x555568dd5580_39 .array/port v0x555568dd5580, 39;
v0x555568dd5580_40 .array/port v0x555568dd5580, 40;
E_0x555568ac01a0/42 .event anyedge, v0x555568dd5580_37, v0x555568dd5580_38, v0x555568dd5580_39, v0x555568dd5580_40;
v0x555568dd5580_41 .array/port v0x555568dd5580, 41;
v0x555568dd5580_42 .array/port v0x555568dd5580, 42;
v0x555568dd5580_43 .array/port v0x555568dd5580, 43;
v0x555568dd5580_44 .array/port v0x555568dd5580, 44;
E_0x555568ac01a0/43 .event anyedge, v0x555568dd5580_41, v0x555568dd5580_42, v0x555568dd5580_43, v0x555568dd5580_44;
v0x555568dd5580_45 .array/port v0x555568dd5580, 45;
v0x555568dd5580_46 .array/port v0x555568dd5580, 46;
v0x555568dd5580_47 .array/port v0x555568dd5580, 47;
v0x555568dd5580_48 .array/port v0x555568dd5580, 48;
E_0x555568ac01a0/44 .event anyedge, v0x555568dd5580_45, v0x555568dd5580_46, v0x555568dd5580_47, v0x555568dd5580_48;
v0x555568dd5580_49 .array/port v0x555568dd5580, 49;
v0x555568dd5580_50 .array/port v0x555568dd5580, 50;
v0x555568dd5580_51 .array/port v0x555568dd5580, 51;
v0x555568dd5580_52 .array/port v0x555568dd5580, 52;
E_0x555568ac01a0/45 .event anyedge, v0x555568dd5580_49, v0x555568dd5580_50, v0x555568dd5580_51, v0x555568dd5580_52;
v0x555568dd5580_53 .array/port v0x555568dd5580, 53;
v0x555568dd5580_54 .array/port v0x555568dd5580, 54;
v0x555568dd5580_55 .array/port v0x555568dd5580, 55;
v0x555568dd5580_56 .array/port v0x555568dd5580, 56;
E_0x555568ac01a0/46 .event anyedge, v0x555568dd5580_53, v0x555568dd5580_54, v0x555568dd5580_55, v0x555568dd5580_56;
v0x555568dd5580_57 .array/port v0x555568dd5580, 57;
v0x555568dd5580_58 .array/port v0x555568dd5580, 58;
v0x555568dd5580_59 .array/port v0x555568dd5580, 59;
v0x555568dd5580_60 .array/port v0x555568dd5580, 60;
E_0x555568ac01a0/47 .event anyedge, v0x555568dd5580_57, v0x555568dd5580_58, v0x555568dd5580_59, v0x555568dd5580_60;
v0x555568dd5580_61 .array/port v0x555568dd5580, 61;
v0x555568dd5580_62 .array/port v0x555568dd5580, 62;
v0x555568dd5580_63 .array/port v0x555568dd5580, 63;
E_0x555568ac01a0/48 .event anyedge, v0x555568dd5580_61, v0x555568dd5580_62, v0x555568dd5580_63;
E_0x555568ac01a0 .event/or E_0x555568ac01a0/0, E_0x555568ac01a0/1, E_0x555568ac01a0/2, E_0x555568ac01a0/3, E_0x555568ac01a0/4, E_0x555568ac01a0/5, E_0x555568ac01a0/6, E_0x555568ac01a0/7, E_0x555568ac01a0/8, E_0x555568ac01a0/9, E_0x555568ac01a0/10, E_0x555568ac01a0/11, E_0x555568ac01a0/12, E_0x555568ac01a0/13, E_0x555568ac01a0/14, E_0x555568ac01a0/15, E_0x555568ac01a0/16, E_0x555568ac01a0/17, E_0x555568ac01a0/18, E_0x555568ac01a0/19, E_0x555568ac01a0/20, E_0x555568ac01a0/21, E_0x555568ac01a0/22, E_0x555568ac01a0/23, E_0x555568ac01a0/24, E_0x555568ac01a0/25, E_0x555568ac01a0/26, E_0x555568ac01a0/27, E_0x555568ac01a0/28, E_0x555568ac01a0/29, E_0x555568ac01a0/30, E_0x555568ac01a0/31, E_0x555568ac01a0/32, E_0x555568ac01a0/33, E_0x555568ac01a0/34, E_0x555568ac01a0/35, E_0x555568ac01a0/36, E_0x555568ac01a0/37, E_0x555568ac01a0/38, E_0x555568ac01a0/39, E_0x555568ac01a0/40, E_0x555568ac01a0/41, E_0x555568ac01a0/42, E_0x555568ac01a0/43, E_0x555568ac01a0/44, E_0x555568ac01a0/45, E_0x555568ac01a0/46, E_0x555568ac01a0/47, E_0x555568ac01a0/48;
L_0x55556907e9a0 .part v0x555568dcae30_0, 2, 6;
L_0x55556907ea90 .part L_0x5555690c7200, 2, 6;
S_0x555568c11ae0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 29 61, 29 61 0, S_0x55556897a0e0;
 .timescale 0 0;
v0x555568b3ef80_0 .var/2s "i", 31 0;
S_0x555568b33f40 .scope module, "pc_adder" "FA_32bit" 29 75, 23 47 0, S_0x55556897a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568dd8bf0_0 .net "A", 31 0, v0x555568dcae30_0;  1 drivers
L_0x7f38a6a72330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555568dd8cf0_0 .net "B", 31 0, L_0x7f38a6a72330;  1 drivers
L_0x7f38a6a72378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568dd99a0_0 .net "Cin", 0 0, L_0x7f38a6a72378;  1 drivers
v0x555568dd9a90_0 .net "Cout", 0 0, L_0x555569090e60;  alias, 1 drivers
v0x555568dd4f90_0 .net "Sum", 31 0, L_0x555569091b00;  alias, 1 drivers
v0x555568dd5080_0 .net "carry", 6 0, L_0x55556908f030;  1 drivers
L_0x555569080ee0 .part v0x555568dcae30_0, 0, 4;
L_0x555569080f80 .part L_0x7f38a6a72330, 0, 4;
L_0x555569083320 .part v0x555568dcae30_0, 4, 4;
L_0x555569083450 .part L_0x7f38a6a72330, 4, 4;
L_0x5555690834f0 .part L_0x55556908f030, 0, 1;
L_0x5555690858d0 .part v0x555568dcae30_0, 8, 4;
L_0x5555690859b0 .part L_0x7f38a6a72330, 8, 4;
L_0x555569085a50 .part L_0x55556908f030, 1, 1;
L_0x555569087e90 .part v0x555568dcae30_0, 12, 4;
L_0x555569087f30 .part L_0x7f38a6a72330, 12, 4;
L_0x555569088060 .part L_0x55556908f030, 2, 1;
L_0x55556908a400 .part v0x555568dcae30_0, 16, 4;
L_0x55556908a510 .part L_0x7f38a6a72330, 16, 4;
L_0x55556908a5b0 .part L_0x55556908f030, 3, 1;
L_0x55556908c9a0 .part v0x555568dcae30_0, 20, 4;
L_0x55556908cb50 .part L_0x7f38a6a72330, 20, 4;
L_0x55556908cc80 .part L_0x55556908f030, 4, 1;
L_0x55556908ef90 .part v0x555568dcae30_0, 24, 4;
L_0x55556908f0d0 .part L_0x7f38a6a72330, 24, 4;
L_0x55556908f170 .part L_0x55556908f030, 5, 1;
LS_0x55556908f030_0_0 .concat8 [ 1 1 1 1], L_0x5555690807c0, L_0x555569082c00, L_0x5555690851b0, L_0x555569087770;
LS_0x55556908f030_0_4 .concat8 [ 1 1 1 0], L_0x555569089c80, L_0x55556908c280, L_0x55556908e870;
L_0x55556908f030 .concat8 [ 4 3 0 0], LS_0x55556908f030_0_0, LS_0x55556908f030_0_4;
L_0x555569091570 .part v0x555568dcae30_0, 28, 4;
L_0x5555690916d0 .part L_0x7f38a6a72330, 28, 4;
L_0x555569091880 .part L_0x55556908f030, 6, 1;
LS_0x555569091b00_0_0 .concat8 [ 4 4 4 4], L_0x555569080e40, L_0x555569083280, L_0x555569085830, L_0x555569087df0;
LS_0x555569091b00_0_4 .concat8 [ 4 4 4 4], L_0x55556908a360, L_0x55556908c900, L_0x55556908eef0, L_0x5555690914d0;
L_0x555569091b00 .concat8 [ 16 16 0 0], LS_0x555569091b00_0_0, LS_0x555569091b00_0_4;
S_0x555568b28900 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568b33f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ae7b50_0 .net "A", 3 0, L_0x555569080ee0;  1 drivers
v0x555568ae7c50_0 .net "B", 3 0, L_0x555569080f80;  1 drivers
v0x555568aed290_0 .net "Cin", 0 0, L_0x7f38a6a72378;  alias, 1 drivers
v0x555568aed360_0 .net "Cout", 0 0, L_0x5555690807c0;  1 drivers
v0x555568aea6d0_0 .net "Sum", 3 0, L_0x555569080e40;  1 drivers
v0x555568aea770_0 .net "carry", 2 0, L_0x5555690802c0;  1 drivers
L_0x55556907f020 .part L_0x555569080ee0, 0, 1;
L_0x55556907f150 .part L_0x555569080f80, 0, 1;
L_0x55556907f740 .part L_0x555569080ee0, 1, 1;
L_0x55556907f870 .part L_0x555569080f80, 1, 1;
L_0x55556907f9d0 .part L_0x5555690802c0, 0, 1;
L_0x55556907ff70 .part L_0x555569080ee0, 2, 1;
L_0x5555690800a0 .part L_0x555569080f80, 2, 1;
L_0x5555690801d0 .part L_0x5555690802c0, 1, 1;
L_0x5555690802c0 .concat8 [ 1 1 1 0], L_0x55556907ef10, L_0x55556907f630, L_0x55556907fe60;
L_0x555569080920 .part L_0x555569080ee0, 3, 1;
L_0x555569080ae0 .part L_0x555569080f80, 3, 1;
L_0x555569080ca0 .part L_0x5555690802c0, 2, 1;
L_0x555569080e40 .concat8 [ 1 1 1 1], L_0x55556907eba0, L_0x55556907f320, L_0x55556907fae0, L_0x555569080470;
S_0x555568b11c80 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568b28900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556907eb30 .functor XOR 1, L_0x55556907f020, L_0x55556907f150, C4<0>, C4<0>;
L_0x55556907eba0 .functor XOR 1, L_0x55556907eb30, L_0x7f38a6a72378, C4<0>, C4<0>;
L_0x55556907ec60 .functor AND 1, L_0x55556907f020, L_0x55556907f150, C4<1>, C4<1>;
L_0x55556907ed70 .functor XOR 1, L_0x55556907f020, L_0x55556907f150, C4<0>, C4<0>;
L_0x55556907ee10 .functor AND 1, L_0x7f38a6a72378, L_0x55556907ed70, C4<1>, C4<1>;
L_0x55556907ef10 .functor OR 1, L_0x55556907ec60, L_0x55556907ee10, C4<0>, C4<0>;
v0x555568b06640_0 .net "A", 0 0, L_0x55556907f020;  1 drivers
v0x555568b06720_0 .net "B", 0 0, L_0x55556907f150;  1 drivers
v0x555568afb000_0 .net "Cin", 0 0, L_0x7f38a6a72378;  alias, 1 drivers
v0x555568afb0d0_0 .net "Cout", 0 0, L_0x55556907ef10;  1 drivers
v0x555568b36e70_0 .net "Sum", 0 0, L_0x55556907eba0;  1 drivers
v0x555568b3c570_0 .net *"_ivl_0", 0 0, L_0x55556907eb30;  1 drivers
v0x555568b3c650_0 .net *"_ivl_4", 0 0, L_0x55556907ec60;  1 drivers
v0x555568b399b0_0 .net *"_ivl_6", 0 0, L_0x55556907ed70;  1 drivers
v0x555568b39a70_0 .net *"_ivl_8", 0 0, L_0x55556907ee10;  1 drivers
S_0x555568b2bd30 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568b28900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556907f280 .functor XOR 1, L_0x55556907f740, L_0x55556907f870, C4<0>, C4<0>;
L_0x55556907f320 .functor XOR 1, L_0x55556907f280, L_0x55556907f9d0, C4<0>, C4<0>;
L_0x55556907f3c0 .functor AND 1, L_0x55556907f740, L_0x55556907f870, C4<1>, C4<1>;
L_0x55556907f480 .functor XOR 1, L_0x55556907f740, L_0x55556907f870, C4<0>, C4<0>;
L_0x55556907f520 .functor AND 1, L_0x55556907f9d0, L_0x55556907f480, C4<1>, C4<1>;
L_0x55556907f630 .functor OR 1, L_0x55556907f3c0, L_0x55556907f520, C4<0>, C4<0>;
v0x555568b315e0_0 .net "A", 0 0, L_0x55556907f740;  1 drivers
v0x555568b2e970_0 .net "B", 0 0, L_0x55556907f870;  1 drivers
v0x555568b2ea30_0 .net "Cin", 0 0, L_0x55556907f9d0;  1 drivers
v0x555568b206f0_0 .net "Cout", 0 0, L_0x55556907f630;  1 drivers
v0x555568b207b0_0 .net "Sum", 0 0, L_0x55556907f320;  1 drivers
v0x555568b25ef0_0 .net *"_ivl_0", 0 0, L_0x55556907f280;  1 drivers
v0x555568b25fd0_0 .net *"_ivl_4", 0 0, L_0x55556907f3c0;  1 drivers
v0x555568b23330_0 .net *"_ivl_6", 0 0, L_0x55556907f480;  1 drivers
v0x555568b233f0_0 .net *"_ivl_8", 0 0, L_0x55556907f520;  1 drivers
S_0x555568b150b0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568b28900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556907fa70 .functor XOR 1, L_0x55556907ff70, L_0x5555690800a0, C4<0>, C4<0>;
L_0x55556907fae0 .functor XOR 1, L_0x55556907fa70, L_0x5555690801d0, C4<0>, C4<0>;
L_0x55556907fba0 .functor AND 1, L_0x55556907ff70, L_0x5555690800a0, C4<1>, C4<1>;
L_0x55556907fcb0 .functor XOR 1, L_0x55556907ff70, L_0x5555690800a0, C4<0>, C4<0>;
L_0x55556907fd50 .functor AND 1, L_0x5555690801d0, L_0x55556907fcb0, C4<1>, C4<1>;
L_0x55556907fe60 .functor OR 1, L_0x55556907fba0, L_0x55556907fd50, C4<0>, C4<0>;
v0x555568b1a960_0 .net "A", 0 0, L_0x55556907ff70;  1 drivers
v0x555568b17cf0_0 .net "B", 0 0, L_0x5555690800a0;  1 drivers
v0x555568b17db0_0 .net "Cin", 0 0, L_0x5555690801d0;  1 drivers
v0x555568b09a70_0 .net "Cout", 0 0, L_0x55556907fe60;  1 drivers
v0x555568b09b30_0 .net "Sum", 0 0, L_0x55556907fae0;  1 drivers
v0x555568b0f270_0 .net *"_ivl_0", 0 0, L_0x55556907fa70;  1 drivers
v0x555568b0f350_0 .net *"_ivl_4", 0 0, L_0x55556907fba0;  1 drivers
v0x555568b0c6b0_0 .net *"_ivl_6", 0 0, L_0x55556907fcb0;  1 drivers
v0x555568b0c770_0 .net *"_ivl_8", 0 0, L_0x55556907fd50;  1 drivers
S_0x555568afe430 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568b28900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569080400 .functor XOR 1, L_0x555569080920, L_0x555569080ae0, C4<0>, C4<0>;
L_0x555569080470 .functor XOR 1, L_0x555569080400, L_0x555569080ca0, C4<0>, C4<0>;
L_0x555569080530 .functor AND 1, L_0x555569080920, L_0x555569080ae0, C4<1>, C4<1>;
L_0x555569080640 .functor XOR 1, L_0x555569080920, L_0x555569080ae0, C4<0>, C4<0>;
L_0x5555690806b0 .functor AND 1, L_0x555569080ca0, L_0x555569080640, C4<1>, C4<1>;
L_0x5555690807c0 .functor OR 1, L_0x555569080530, L_0x5555690806b0, C4<0>, C4<0>;
v0x555568b03ce0_0 .net "A", 0 0, L_0x555569080920;  1 drivers
v0x555568b01070_0 .net "B", 0 0, L_0x555569080ae0;  1 drivers
v0x555568b01130_0 .net "Cin", 0 0, L_0x555569080ca0;  1 drivers
v0x555568af2df0_0 .net "Cout", 0 0, L_0x5555690807c0;  alias, 1 drivers
v0x555568af2eb0_0 .net "Sum", 0 0, L_0x555569080470;  1 drivers
v0x555568af85f0_0 .net *"_ivl_0", 0 0, L_0x555569080400;  1 drivers
v0x555568af86d0_0 .net *"_ivl_4", 0 0, L_0x555569080530;  1 drivers
v0x555568af5a30_0 .net *"_ivl_6", 0 0, L_0x555569080640;  1 drivers
v0x555568af5b10_0 .net *"_ivl_8", 0 0, L_0x5555690806b0;  1 drivers
S_0x555568c06390 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568b33f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568bb7ed0_0 .net "A", 3 0, L_0x555569083320;  1 drivers
v0x555568bb7fd0_0 .net "B", 3 0, L_0x555569083450;  1 drivers
v0x555568ba9c50_0 .net "Cin", 0 0, L_0x5555690834f0;  1 drivers
v0x555568ba9d20_0 .net "Cout", 0 0, L_0x555569082c00;  1 drivers
v0x555568baf450_0 .net "Sum", 3 0, L_0x555569083280;  1 drivers
v0x555568baf4f0_0 .net "carry", 2 0, L_0x555569082700;  1 drivers
L_0x555569081490 .part L_0x555569083320, 0, 1;
L_0x5555690815c0 .part L_0x555569083450, 0, 1;
L_0x555569081b60 .part L_0x555569083320, 1, 1;
L_0x555569081c90 .part L_0x555569083450, 1, 1;
L_0x555569081dc0 .part L_0x555569082700, 0, 1;
L_0x555569082370 .part L_0x555569083320, 2, 1;
L_0x5555690824e0 .part L_0x555569083450, 2, 1;
L_0x555569082610 .part L_0x555569082700, 1, 1;
L_0x555569082700 .concat8 [ 1 1 1 0], L_0x555569081340, L_0x555569081a10, L_0x555569082220;
L_0x555569082d60 .part L_0x555569083320, 3, 1;
L_0x555569082f20 .part L_0x555569083450, 3, 1;
L_0x5555690830e0 .part L_0x555569082700, 2, 1;
L_0x555569083280 .concat8 [ 1 1 1 1], L_0x555569081090, L_0x555569081760, L_0x555569081ed0, L_0x5555690828b0;
S_0x555568bf5de0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568c06390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569081020 .functor XOR 1, L_0x555569081490, L_0x5555690815c0, C4<0>, C4<0>;
L_0x555569081090 .functor XOR 1, L_0x555569081020, L_0x5555690834f0, C4<0>, C4<0>;
L_0x555569081100 .functor AND 1, L_0x555569081490, L_0x5555690815c0, C4<1>, C4<1>;
L_0x555569081210 .functor XOR 1, L_0x555569081490, L_0x5555690815c0, C4<0>, C4<0>;
L_0x555569081280 .functor AND 1, L_0x5555690834f0, L_0x555569081210, C4<1>, C4<1>;
L_0x555569081340 .functor OR 1, L_0x555569081100, L_0x555569081280, C4<0>, C4<0>;
v0x555568beada0_0 .net "A", 0 0, L_0x555569081490;  1 drivers
v0x555568beae80_0 .net "B", 0 0, L_0x5555690815c0;  1 drivers
v0x555568bdf760_0 .net "Cin", 0 0, L_0x5555690834f0;  alias, 1 drivers
v0x555568bdf800_0 .net "Cout", 0 0, L_0x555569081340;  1 drivers
v0x555568bd4120_0 .net "Sum", 0 0, L_0x555569081090;  1 drivers
v0x555568bc8ae0_0 .net *"_ivl_0", 0 0, L_0x555569081020;  1 drivers
v0x555568bc8bc0_0 .net *"_ivl_4", 0 0, L_0x555569081100;  1 drivers
v0x555568bbd4a0_0 .net *"_ivl_6", 0 0, L_0x555569081210;  1 drivers
v0x555568bbd560_0 .net *"_ivl_8", 0 0, L_0x555569081280;  1 drivers
S_0x555568bb1e60 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568c06390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690816f0 .functor XOR 1, L_0x555569081b60, L_0x555569081c90, C4<0>, C4<0>;
L_0x555569081760 .functor XOR 1, L_0x5555690816f0, L_0x555569081dc0, C4<0>, C4<0>;
L_0x5555690817d0 .functor AND 1, L_0x555569081b60, L_0x555569081c90, C4<1>, C4<1>;
L_0x555569081890 .functor XOR 1, L_0x555569081b60, L_0x555569081c90, C4<0>, C4<0>;
L_0x555569081900 .functor AND 1, L_0x555569081dc0, L_0x555569081890, C4<1>, C4<1>;
L_0x555569081a10 .functor OR 1, L_0x5555690817d0, L_0x555569081900, C4<0>, C4<0>;
v0x555568bedd80_0 .net "A", 0 0, L_0x555569081b60;  1 drivers
v0x555568bf33d0_0 .net "B", 0 0, L_0x555569081c90;  1 drivers
v0x555568bf3490_0 .net "Cin", 0 0, L_0x555569081dc0;  1 drivers
v0x555568bf0810_0 .net "Cout", 0 0, L_0x555569081a10;  1 drivers
v0x555568bf08d0_0 .net "Sum", 0 0, L_0x555569081760;  1 drivers
v0x555568be2b90_0 .net *"_ivl_0", 0 0, L_0x5555690816f0;  1 drivers
v0x555568be2c70_0 .net *"_ivl_4", 0 0, L_0x5555690817d0;  1 drivers
v0x555568be8390_0 .net *"_ivl_6", 0 0, L_0x555569081890;  1 drivers
v0x555568be8450_0 .net *"_ivl_8", 0 0, L_0x555569081900;  1 drivers
S_0x555568be57d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568c06390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569081e60 .functor XOR 1, L_0x555569082370, L_0x5555690824e0, C4<0>, C4<0>;
L_0x555569081ed0 .functor XOR 1, L_0x555569081e60, L_0x555569082610, C4<0>, C4<0>;
L_0x555569081f90 .functor AND 1, L_0x555569082370, L_0x5555690824e0, C4<1>, C4<1>;
L_0x5555690820a0 .functor XOR 1, L_0x555569082370, L_0x5555690824e0, C4<0>, C4<0>;
L_0x555569082110 .functor AND 1, L_0x555569082610, L_0x5555690820a0, C4<1>, C4<1>;
L_0x555569082220 .functor OR 1, L_0x555569081f90, L_0x555569082110, C4<0>, C4<0>;
v0x555568bd7600_0 .net "A", 0 0, L_0x555569082370;  1 drivers
v0x555568bdcd50_0 .net "B", 0 0, L_0x5555690824e0;  1 drivers
v0x555568bdce10_0 .net "Cin", 0 0, L_0x555569082610;  1 drivers
v0x555568bda190_0 .net "Cout", 0 0, L_0x555569082220;  1 drivers
v0x555568bda250_0 .net "Sum", 0 0, L_0x555569081ed0;  1 drivers
v0x555568bcbf10_0 .net *"_ivl_0", 0 0, L_0x555569081e60;  1 drivers
v0x555568bcbfd0_0 .net *"_ivl_4", 0 0, L_0x555569081f90;  1 drivers
v0x555568bd1710_0 .net *"_ivl_6", 0 0, L_0x5555690820a0;  1 drivers
v0x555568bd17f0_0 .net *"_ivl_8", 0 0, L_0x555569082110;  1 drivers
S_0x555568bceb50 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568c06390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569082840 .functor XOR 1, L_0x555569082d60, L_0x555569082f20, C4<0>, C4<0>;
L_0x5555690828b0 .functor XOR 1, L_0x555569082840, L_0x5555690830e0, C4<0>, C4<0>;
L_0x555569082970 .functor AND 1, L_0x555569082d60, L_0x555569082f20, C4<1>, C4<1>;
L_0x555569082a80 .functor XOR 1, L_0x555569082d60, L_0x555569082f20, C4<0>, C4<0>;
L_0x555569082af0 .functor AND 1, L_0x5555690830e0, L_0x555569082a80, C4<1>, C4<1>;
L_0x555569082c00 .functor OR 1, L_0x555569082970, L_0x555569082af0, C4<0>, C4<0>;
v0x555568bc0980_0 .net "A", 0 0, L_0x555569082d60;  1 drivers
v0x555568bc60d0_0 .net "B", 0 0, L_0x555569082f20;  1 drivers
v0x555568bc6190_0 .net "Cin", 0 0, L_0x5555690830e0;  1 drivers
v0x555568bc3510_0 .net "Cout", 0 0, L_0x555569082c00;  alias, 1 drivers
v0x555568bc35d0_0 .net "Sum", 0 0, L_0x5555690828b0;  1 drivers
v0x555568bb5290_0 .net *"_ivl_0", 0 0, L_0x555569082840;  1 drivers
v0x555568bb5350_0 .net *"_ivl_4", 0 0, L_0x555569082970;  1 drivers
v0x555568bbaa90_0 .net *"_ivl_6", 0 0, L_0x555569082a80;  1 drivers
v0x555568bbab70_0 .net *"_ivl_8", 0 0, L_0x555569082af0;  1 drivers
S_0x555568bac890 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568b33f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568b58ce0_0 .net "A", 3 0, L_0x5555690858d0;  1 drivers
v0x555568b58dc0_0 .net "B", 3 0, L_0x5555690859b0;  1 drivers
v0x555568b5e4e0_0 .net "Cin", 0 0, L_0x555569085a50;  1 drivers
v0x555568b5e5b0_0 .net "Cout", 0 0, L_0x5555690851b0;  1 drivers
v0x555568b5b920_0 .net "Sum", 3 0, L_0x555569085830;  1 drivers
v0x555568b5b9c0_0 .net "carry", 2 0, L_0x555569084cb0;  1 drivers
L_0x555569083a40 .part L_0x5555690858d0, 0, 1;
L_0x555569083b70 .part L_0x5555690859b0, 0, 1;
L_0x555569084110 .part L_0x5555690858d0, 1, 1;
L_0x555569084240 .part L_0x5555690859b0, 1, 1;
L_0x555569084370 .part L_0x555569084cb0, 0, 1;
L_0x555569084920 .part L_0x5555690858d0, 2, 1;
L_0x555569084a90 .part L_0x5555690859b0, 2, 1;
L_0x555569084bc0 .part L_0x555569084cb0, 1, 1;
L_0x555569084cb0 .concat8 [ 1 1 1 0], L_0x5555690838f0, L_0x555569083fc0, L_0x5555690847d0;
L_0x555569085310 .part L_0x5555690858d0, 3, 1;
L_0x5555690854d0 .part L_0x5555690859b0, 3, 1;
L_0x555569085690 .part L_0x555569084cb0, 2, 1;
L_0x555569085830 .concat8 [ 1 1 1 1], L_0x555569083690, L_0x555569083d10, L_0x555569084480, L_0x555569084e60;
S_0x555568ba40f0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568bac890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569083620 .functor XOR 1, L_0x555569083a40, L_0x555569083b70, C4<0>, C4<0>;
L_0x555569083690 .functor XOR 1, L_0x555569083620, L_0x555569085a50, C4<0>, C4<0>;
L_0x555569083700 .functor AND 1, L_0x555569083a40, L_0x555569083b70, C4<1>, C4<1>;
L_0x5555690837c0 .functor XOR 1, L_0x555569083a40, L_0x555569083b70, C4<0>, C4<0>;
L_0x555569083830 .functor AND 1, L_0x555569085a50, L_0x5555690837c0, C4<1>, C4<1>;
L_0x5555690838f0 .functor OR 1, L_0x555569083700, L_0x555569083830, C4<0>, C4<0>;
v0x555568ba1530_0 .net "A", 0 0, L_0x555569083a40;  1 drivers
v0x555568ba1610_0 .net "B", 0 0, L_0x555569083b70;  1 drivers
v0x555568b99830_0 .net "Cin", 0 0, L_0x555569085a50;  alias, 1 drivers
v0x555568b99900_0 .net "Cout", 0 0, L_0x5555690838f0;  1 drivers
v0x555568b8e7f0_0 .net "Sum", 0 0, L_0x555569083690;  1 drivers
v0x555568b8e8b0_0 .net *"_ivl_0", 0 0, L_0x555569083620;  1 drivers
v0x555568b831b0_0 .net *"_ivl_4", 0 0, L_0x555569083700;  1 drivers
v0x555568b83290_0 .net *"_ivl_6", 0 0, L_0x5555690837c0;  1 drivers
v0x555568b77b70_0 .net *"_ivl_8", 0 0, L_0x555569083830;  1 drivers
S_0x555568b6c530 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568bac890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569083ca0 .functor XOR 1, L_0x555569084110, L_0x555569084240, C4<0>, C4<0>;
L_0x555569083d10 .functor XOR 1, L_0x555569083ca0, L_0x555569084370, C4<0>, C4<0>;
L_0x555569083d80 .functor AND 1, L_0x555569084110, L_0x555569084240, C4<1>, C4<1>;
L_0x555569083e40 .functor XOR 1, L_0x555569084110, L_0x555569084240, C4<0>, C4<0>;
L_0x555569083eb0 .functor AND 1, L_0x555569084370, L_0x555569083e40, C4<1>, C4<1>;
L_0x555569083fc0 .functor OR 1, L_0x555569083d80, L_0x555569083eb0, C4<0>, C4<0>;
v0x555568b60fa0_0 .net "A", 0 0, L_0x555569084110;  1 drivers
v0x555568b558b0_0 .net "B", 0 0, L_0x555569084240;  1 drivers
v0x555568b55970_0 .net "Cin", 0 0, L_0x555569084370;  1 drivers
v0x555568b91720_0 .net "Cout", 0 0, L_0x555569083fc0;  1 drivers
v0x555568b917e0_0 .net "Sum", 0 0, L_0x555569083d10;  1 drivers
v0x555568b96e20_0 .net *"_ivl_0", 0 0, L_0x555569083ca0;  1 drivers
v0x555568b96ee0_0 .net *"_ivl_4", 0 0, L_0x555569083d80;  1 drivers
v0x555568b94260_0 .net *"_ivl_6", 0 0, L_0x555569083e40;  1 drivers
v0x555568b94340_0 .net *"_ivl_8", 0 0, L_0x555569083eb0;  1 drivers
S_0x555568b865e0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568bac890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569084410 .functor XOR 1, L_0x555569084920, L_0x555569084a90, C4<0>, C4<0>;
L_0x555569084480 .functor XOR 1, L_0x555569084410, L_0x555569084bc0, C4<0>, C4<0>;
L_0x555569084540 .functor AND 1, L_0x555569084920, L_0x555569084a90, C4<1>, C4<1>;
L_0x555569084650 .functor XOR 1, L_0x555569084920, L_0x555569084a90, C4<0>, C4<0>;
L_0x5555690846c0 .functor AND 1, L_0x555569084bc0, L_0x555569084650, C4<1>, C4<1>;
L_0x5555690847d0 .functor OR 1, L_0x555569084540, L_0x5555690846c0, C4<0>, C4<0>;
v0x555568b8be90_0 .net "A", 0 0, L_0x555569084920;  1 drivers
v0x555568b89220_0 .net "B", 0 0, L_0x555569084a90;  1 drivers
v0x555568b892e0_0 .net "Cin", 0 0, L_0x555569084bc0;  1 drivers
v0x555568b7afa0_0 .net "Cout", 0 0, L_0x5555690847d0;  1 drivers
v0x555568b7b060_0 .net "Sum", 0 0, L_0x555569084480;  1 drivers
v0x555568b807a0_0 .net *"_ivl_0", 0 0, L_0x555569084410;  1 drivers
v0x555568b80860_0 .net *"_ivl_4", 0 0, L_0x555569084540;  1 drivers
v0x555568b7dbe0_0 .net *"_ivl_6", 0 0, L_0x555569084650;  1 drivers
v0x555568b7dcc0_0 .net *"_ivl_8", 0 0, L_0x5555690846c0;  1 drivers
S_0x555568b6f960 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568bac890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569084df0 .functor XOR 1, L_0x555569085310, L_0x5555690854d0, C4<0>, C4<0>;
L_0x555569084e60 .functor XOR 1, L_0x555569084df0, L_0x555569085690, C4<0>, C4<0>;
L_0x555569084f20 .functor AND 1, L_0x555569085310, L_0x5555690854d0, C4<1>, C4<1>;
L_0x555569085030 .functor XOR 1, L_0x555569085310, L_0x5555690854d0, C4<0>, C4<0>;
L_0x5555690850a0 .functor AND 1, L_0x555569085690, L_0x555569085030, C4<1>, C4<1>;
L_0x5555690851b0 .functor OR 1, L_0x555569084f20, L_0x5555690850a0, C4<0>, C4<0>;
v0x555568b75210_0 .net "A", 0 0, L_0x555569085310;  1 drivers
v0x555568b725a0_0 .net "B", 0 0, L_0x5555690854d0;  1 drivers
v0x555568b72660_0 .net "Cin", 0 0, L_0x555569085690;  1 drivers
v0x555568b64320_0 .net "Cout", 0 0, L_0x5555690851b0;  alias, 1 drivers
v0x555568b643e0_0 .net "Sum", 0 0, L_0x555569084e60;  1 drivers
v0x555568b69b20_0 .net *"_ivl_0", 0 0, L_0x555569084df0;  1 drivers
v0x555568b69c00_0 .net *"_ivl_4", 0 0, L_0x555569084f20;  1 drivers
v0x555568b66f60_0 .net *"_ivl_6", 0 0, L_0x555569085030;  1 drivers
v0x555568b67020_0 .net *"_ivl_8", 0 0, L_0x5555690850a0;  1 drivers
S_0x555568b4d6a0 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568b33f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568aaf4b0_0 .net "A", 3 0, L_0x555569087e90;  1 drivers
v0x555568aaf5b0_0 .net "B", 3 0, L_0x555569087f30;  1 drivers
v0x555568ab4cb0_0 .net "Cin", 0 0, L_0x555569088060;  1 drivers
v0x555568ab4d80_0 .net "Cout", 0 0, L_0x555569087770;  1 drivers
v0x555568ab20f0_0 .net "Sum", 3 0, L_0x555569087df0;  1 drivers
v0x555568ab2190_0 .net "carry", 2 0, L_0x555569087270;  1 drivers
L_0x555569086000 .part L_0x555569087e90, 0, 1;
L_0x555569086130 .part L_0x555569087f30, 0, 1;
L_0x5555690866d0 .part L_0x555569087e90, 1, 1;
L_0x555569086800 .part L_0x555569087f30, 1, 1;
L_0x555569086930 .part L_0x555569087270, 0, 1;
L_0x555569086ee0 .part L_0x555569087e90, 2, 1;
L_0x555569087050 .part L_0x555569087f30, 2, 1;
L_0x555569087180 .part L_0x555569087270, 1, 1;
L_0x555569087270 .concat8 [ 1 1 1 0], L_0x555569085ef0, L_0x555569086580, L_0x555569086d90;
L_0x5555690878d0 .part L_0x555569087e90, 3, 1;
L_0x555569087a90 .part L_0x555569087f30, 3, 1;
L_0x555569087c50 .part L_0x555569087270, 2, 1;
L_0x555569087df0 .concat8 [ 1 1 1 1], L_0x555569085c40, L_0x5555690862d0, L_0x555569086a40, L_0x555569087420;
S_0x555568b502e0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568b4d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569085bd0 .functor XOR 1, L_0x555569086000, L_0x555569086130, C4<0>, C4<0>;
L_0x555569085c40 .functor XOR 1, L_0x555569085bd0, L_0x555569088060, C4<0>, C4<0>;
L_0x555569085cb0 .functor AND 1, L_0x555569086000, L_0x555569086130, C4<1>, C4<1>;
L_0x555569085dc0 .functor XOR 1, L_0x555569086000, L_0x555569086130, C4<0>, C4<0>;
L_0x555569085e30 .functor AND 1, L_0x555569088060, L_0x555569085dc0, C4<1>, C4<1>;
L_0x555569085ef0 .functor OR 1, L_0x555569085cb0, L_0x555569085e30, C4<0>, C4<0>;
v0x555568b423a0_0 .net "A", 0 0, L_0x555569086000;  1 drivers
v0x555568b42480_0 .net "B", 0 0, L_0x555569086130;  1 drivers
v0x555568b47b40_0 .net "Cin", 0 0, L_0x555569088060;  alias, 1 drivers
v0x555568b47c10_0 .net "Cout", 0 0, L_0x555569085ef0;  1 drivers
v0x555568b44f80_0 .net "Sum", 0 0, L_0x555569085c40;  1 drivers
v0x555568bff100_0 .net *"_ivl_0", 0 0, L_0x555569085bd0;  1 drivers
v0x555568bff1e0_0 .net *"_ivl_4", 0 0, L_0x555569085cb0;  1 drivers
v0x555568ae49c0_0 .net *"_ivl_6", 0 0, L_0x555569085dc0;  1 drivers
v0x555568ae4a80_0 .net *"_ivl_8", 0 0, L_0x555569085e30;  1 drivers
S_0x555568ad9980 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568b4d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569086260 .functor XOR 1, L_0x5555690866d0, L_0x555569086800, C4<0>, C4<0>;
L_0x5555690862d0 .functor XOR 1, L_0x555569086260, L_0x555569086930, C4<0>, C4<0>;
L_0x555569086340 .functor AND 1, L_0x5555690866d0, L_0x555569086800, C4<1>, C4<1>;
L_0x555569086400 .functor XOR 1, L_0x5555690866d0, L_0x555569086800, C4<0>, C4<0>;
L_0x555569086470 .functor AND 1, L_0x555569086930, L_0x555569086400, C4<1>, C4<1>;
L_0x555569086580 .functor OR 1, L_0x555569086340, L_0x555569086470, C4<0>, C4<0>;
v0x555568ace3f0_0 .net "A", 0 0, L_0x5555690866d0;  1 drivers
v0x555568ac2d00_0 .net "B", 0 0, L_0x555569086800;  1 drivers
v0x555568ac2dc0_0 .net "Cin", 0 0, L_0x555569086930;  1 drivers
v0x555568ab76c0_0 .net "Cout", 0 0, L_0x555569086580;  1 drivers
v0x555568ab7780_0 .net "Sum", 0 0, L_0x5555690862d0;  1 drivers
v0x555568aac080_0 .net *"_ivl_0", 0 0, L_0x555569086260;  1 drivers
v0x555568aac160_0 .net *"_ivl_4", 0 0, L_0x555569086340;  1 drivers
v0x555568aa0a40_0 .net *"_ivl_6", 0 0, L_0x555569086400;  1 drivers
v0x555568aa0b00_0 .net *"_ivl_8", 0 0, L_0x555569086470;  1 drivers
S_0x555568adc8b0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568b4d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690869d0 .functor XOR 1, L_0x555569086ee0, L_0x555569087050, C4<0>, C4<0>;
L_0x555569086a40 .functor XOR 1, L_0x5555690869d0, L_0x555569087180, C4<0>, C4<0>;
L_0x555569086b00 .functor AND 1, L_0x555569086ee0, L_0x555569087050, C4<1>, C4<1>;
L_0x555569086c10 .functor XOR 1, L_0x555569086ee0, L_0x555569087050, C4<0>, C4<0>;
L_0x555569086c80 .functor AND 1, L_0x555569087180, L_0x555569086c10, C4<1>, C4<1>;
L_0x555569086d90 .functor OR 1, L_0x555569086b00, L_0x555569086c80, C4<0>, C4<0>;
v0x555568ae2060_0 .net "A", 0 0, L_0x555569086ee0;  1 drivers
v0x555568adf3f0_0 .net "B", 0 0, L_0x555569087050;  1 drivers
v0x555568adf4b0_0 .net "Cin", 0 0, L_0x555569087180;  1 drivers
v0x555568ad1770_0 .net "Cout", 0 0, L_0x555569086d90;  1 drivers
v0x555568ad1830_0 .net "Sum", 0 0, L_0x555569086a40;  1 drivers
v0x555568ad6f70_0 .net *"_ivl_0", 0 0, L_0x5555690869d0;  1 drivers
v0x555568ad7050_0 .net *"_ivl_4", 0 0, L_0x555569086b00;  1 drivers
v0x555568ad43b0_0 .net *"_ivl_6", 0 0, L_0x555569086c10;  1 drivers
v0x555568ad4470_0 .net *"_ivl_8", 0 0, L_0x555569086c80;  1 drivers
S_0x555568ac6130 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568b4d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690873b0 .functor XOR 1, L_0x5555690878d0, L_0x555569087a90, C4<0>, C4<0>;
L_0x555569087420 .functor XOR 1, L_0x5555690873b0, L_0x555569087c50, C4<0>, C4<0>;
L_0x5555690874e0 .functor AND 1, L_0x5555690878d0, L_0x555569087a90, C4<1>, C4<1>;
L_0x5555690875f0 .functor XOR 1, L_0x5555690878d0, L_0x555569087a90, C4<0>, C4<0>;
L_0x555569087660 .functor AND 1, L_0x555569087c50, L_0x5555690875f0, C4<1>, C4<1>;
L_0x555569087770 .functor OR 1, L_0x5555690874e0, L_0x555569087660, C4<0>, C4<0>;
v0x555568acb9e0_0 .net "A", 0 0, L_0x5555690878d0;  1 drivers
v0x555568ac8d70_0 .net "B", 0 0, L_0x555569087a90;  1 drivers
v0x555568ac8e30_0 .net "Cin", 0 0, L_0x555569087c50;  1 drivers
v0x555568abaaf0_0 .net "Cout", 0 0, L_0x555569087770;  alias, 1 drivers
v0x555568ababb0_0 .net "Sum", 0 0, L_0x555569087420;  1 drivers
v0x555568ac02f0_0 .net *"_ivl_0", 0 0, L_0x5555690873b0;  1 drivers
v0x555568ac03d0_0 .net *"_ivl_4", 0 0, L_0x5555690874e0;  1 drivers
v0x555568abd730_0 .net *"_ivl_6", 0 0, L_0x5555690875f0;  1 drivers
v0x555568abd810_0 .net *"_ivl_8", 0 0, L_0x555569087660;  1 drivers
S_0x555568aa3e70 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568b33f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568cbcd10_0 .net "A", 3 0, L_0x55556908a400;  1 drivers
v0x555568cbce10_0 .net "B", 3 0, L_0x55556908a510;  1 drivers
v0x555568cb9300_0 .net "Cin", 0 0, L_0x55556908a5b0;  1 drivers
v0x555568cb93d0_0 .net "Cout", 0 0, L_0x555569089c80;  1 drivers
v0x555568cba330_0 .net "Sum", 3 0, L_0x55556908a360;  1 drivers
v0x555568cba3d0_0 .net "carry", 2 0, L_0x555569089780;  1 drivers
L_0x555569088510 .part L_0x55556908a400, 0, 1;
L_0x555569088640 .part L_0x55556908a510, 0, 1;
L_0x555569088be0 .part L_0x55556908a400, 1, 1;
L_0x555569088d10 .part L_0x55556908a510, 1, 1;
L_0x555569088e40 .part L_0x555569089780, 0, 1;
L_0x5555690893f0 .part L_0x55556908a400, 2, 1;
L_0x555569089560 .part L_0x55556908a510, 2, 1;
L_0x555569089690 .part L_0x555569089780, 1, 1;
L_0x555569089780 .concat8 [ 1 1 1 0], L_0x5555690883c0, L_0x555569088a90, L_0x5555690892a0;
L_0x555569089de0 .part L_0x55556908a400, 3, 1;
L_0x55556908a000 .part L_0x55556908a510, 3, 1;
L_0x55556908a1c0 .part L_0x555569089780, 2, 1;
L_0x55556908a360 .concat8 [ 1 1 1 1], L_0x555569088200, L_0x5555690887e0, L_0x555569088f50, L_0x555569089930;
S_0x555568aa6ab0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568aa3e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569088190 .functor XOR 1, L_0x555569088510, L_0x555569088640, C4<0>, C4<0>;
L_0x555569088200 .functor XOR 1, L_0x555569088190, L_0x55556908a5b0, C4<0>, C4<0>;
L_0x555569088270 .functor AND 1, L_0x555569088510, L_0x555569088640, C4<1>, C4<1>;
L_0x5555690882e0 .functor XOR 1, L_0x555569088510, L_0x555569088640, C4<0>, C4<0>;
L_0x555569088350 .functor AND 1, L_0x55556908a5b0, L_0x5555690882e0, C4<1>, C4<1>;
L_0x5555690883c0 .functor OR 1, L_0x555569088270, L_0x555569088350, C4<0>, C4<0>;
v0x555568a98830_0 .net "A", 0 0, L_0x555569088510;  1 drivers
v0x555568a98910_0 .net "B", 0 0, L_0x555569088640;  1 drivers
v0x555568a9e030_0 .net "Cin", 0 0, L_0x55556908a5b0;  alias, 1 drivers
v0x555568a9e0d0_0 .net "Cout", 0 0, L_0x5555690883c0;  1 drivers
v0x555568a9b470_0 .net "Sum", 0 0, L_0x555569088200;  1 drivers
v0x555568a8d440_0 .net *"_ivl_0", 0 0, L_0x555569088190;  1 drivers
v0x555568a8d520_0 .net *"_ivl_4", 0 0, L_0x555569088270;  1 drivers
v0x555568a92cd0_0 .net *"_ivl_6", 0 0, L_0x5555690882e0;  1 drivers
v0x555568a92d90_0 .net *"_ivl_8", 0 0, L_0x555569088350;  1 drivers
S_0x555568a90110 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568aa3e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569088770 .functor XOR 1, L_0x555569088be0, L_0x555569088d10, C4<0>, C4<0>;
L_0x5555690887e0 .functor XOR 1, L_0x555569088770, L_0x555569088e40, C4<0>, C4<0>;
L_0x555569088850 .functor AND 1, L_0x555569088be0, L_0x555569088d10, C4<1>, C4<1>;
L_0x555569088910 .functor XOR 1, L_0x555569088be0, L_0x555569088d10, C4<0>, C4<0>;
L_0x555569088980 .functor AND 1, L_0x555569088e40, L_0x555569088910, C4<1>, C4<1>;
L_0x555569088a90 .functor OR 1, L_0x555569088850, L_0x555569088980, C4<0>, C4<0>;
v0x5555688e6030_0 .net "A", 0 0, L_0x555569088be0;  1 drivers
v0x5555688e5ba0_0 .net "B", 0 0, L_0x555569088d10;  1 drivers
v0x5555688e5c60_0 .net "Cin", 0 0, L_0x555569088e40;  1 drivers
v0x5555688e6360_0 .net "Cout", 0 0, L_0x555569088a90;  1 drivers
v0x5555688e6420_0 .net "Sum", 0 0, L_0x5555690887e0;  1 drivers
v0x5555688dae30_0 .net *"_ivl_0", 0 0, L_0x555569088770;  1 drivers
v0x5555688daf10_0 .net *"_ivl_4", 0 0, L_0x555569088850;  1 drivers
v0x5555688daa20_0 .net *"_ivl_6", 0 0, L_0x555569088910;  1 drivers
v0x5555688dab00_0 .net *"_ivl_8", 0 0, L_0x555569088980;  1 drivers
S_0x555568f91910 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568aa3e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569088ee0 .functor XOR 1, L_0x5555690893f0, L_0x555569089560, C4<0>, C4<0>;
L_0x555569088f50 .functor XOR 1, L_0x555569088ee0, L_0x555569089690, C4<0>, C4<0>;
L_0x555569089010 .functor AND 1, L_0x5555690893f0, L_0x555569089560, C4<1>, C4<1>;
L_0x555569089120 .functor XOR 1, L_0x5555690893f0, L_0x555569089560, C4<0>, C4<0>;
L_0x555569089190 .functor AND 1, L_0x555569089690, L_0x555569089120, C4<1>, C4<1>;
L_0x5555690892a0 .functor OR 1, L_0x555569089010, L_0x555569089190, C4<0>, C4<0>;
v0x555568c1ed70_0 .net "A", 0 0, L_0x5555690893f0;  1 drivers
v0x555568fc0440_0 .net "B", 0 0, L_0x555569089560;  1 drivers
v0x555568fc0500_0 .net "Cin", 0 0, L_0x555569089690;  1 drivers
v0x555568f8c0d0_0 .net "Cout", 0 0, L_0x5555690892a0;  1 drivers
v0x555568f8c190_0 .net "Sum", 0 0, L_0x555569088f50;  1 drivers
v0x555568f974f0_0 .net *"_ivl_0", 0 0, L_0x555569088ee0;  1 drivers
v0x555568f975d0_0 .net *"_ivl_4", 0 0, L_0x555569089010;  1 drivers
v0x555568f8e350_0 .net *"_ivl_6", 0 0, L_0x555569089120;  1 drivers
v0x555568f8e430_0 .net *"_ivl_8", 0 0, L_0x555569089190;  1 drivers
S_0x555568cbfce0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568aa3e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690898c0 .functor XOR 1, L_0x555569089de0, L_0x55556908a000, C4<0>, C4<0>;
L_0x555569089930 .functor XOR 1, L_0x5555690898c0, L_0x55556908a1c0, C4<0>, C4<0>;
L_0x5555690899f0 .functor AND 1, L_0x555569089de0, L_0x55556908a000, C4<1>, C4<1>;
L_0x555569089b00 .functor XOR 1, L_0x555569089de0, L_0x55556908a000, C4<0>, C4<0>;
L_0x555569089b70 .functor AND 1, L_0x55556908a1c0, L_0x555569089b00, C4<1>, C4<1>;
L_0x555569089c80 .functor OR 1, L_0x5555690899f0, L_0x555569089b70, C4<0>, C4<0>;
v0x555568c6f1d0_0 .net "A", 0 0, L_0x555569089de0;  1 drivers
v0x555568cb5e30_0 .net "B", 0 0, L_0x55556908a000;  1 drivers
v0x555568cb5ef0_0 .net "Cin", 0 0, L_0x55556908a1c0;  1 drivers
v0x555568cbb830_0 .net "Cout", 0 0, L_0x555569089c80;  alias, 1 drivers
v0x555568cbb8f0_0 .net "Sum", 0 0, L_0x555569089930;  1 drivers
v0x555568cb8c70_0 .net *"_ivl_0", 0 0, L_0x5555690898c0;  1 drivers
v0x555568cb8d50_0 .net *"_ivl_4", 0 0, L_0x5555690899f0;  1 drivers
v0x555568cbbe20_0 .net *"_ivl_6", 0 0, L_0x555569089b00;  1 drivers
v0x555568cbbf00_0 .net *"_ivl_8", 0 0, L_0x555569089b70;  1 drivers
S_0x555568cb67e0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568b33f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568c9a160_0 .net "A", 3 0, L_0x55556908c9a0;  1 drivers
v0x555568c9a260_0 .net "B", 3 0, L_0x55556908cb50;  1 drivers
v0x555568c9b050_0 .net "Cin", 0 0, L_0x55556908cc80;  1 drivers
v0x555568c9b120_0 .net "Cout", 0 0, L_0x55556908c280;  1 drivers
v0x555568c97640_0 .net "Sum", 3 0, L_0x55556908c900;  1 drivers
v0x555568c976e0_0 .net "carry", 2 0, L_0x55556908bd80;  1 drivers
L_0x55556908ab10 .part L_0x55556908c9a0, 0, 1;
L_0x55556908ac40 .part L_0x55556908cb50, 0, 1;
L_0x55556908b1e0 .part L_0x55556908c9a0, 1, 1;
L_0x55556908b310 .part L_0x55556908cb50, 1, 1;
L_0x55556908b440 .part L_0x55556908bd80, 0, 1;
L_0x55556908b9f0 .part L_0x55556908c9a0, 2, 1;
L_0x55556908bb60 .part L_0x55556908cb50, 2, 1;
L_0x55556908bc90 .part L_0x55556908bd80, 1, 1;
L_0x55556908bd80 .concat8 [ 1 1 1 0], L_0x55556908aa00, L_0x55556908b090, L_0x55556908b8a0;
L_0x55556908c3e0 .part L_0x55556908c9a0, 3, 1;
L_0x55556908c5a0 .part L_0x55556908cb50, 3, 1;
L_0x55556908c760 .part L_0x55556908bd80, 2, 1;
L_0x55556908c900 .concat8 [ 1 1 1 1], L_0x55556908a7f0, L_0x55556908ade0, L_0x55556908b550, L_0x55556908bf30;
S_0x555568cb4450 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568cb67e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908a4a0 .functor XOR 1, L_0x55556908ab10, L_0x55556908ac40, C4<0>, C4<0>;
L_0x55556908a7f0 .functor XOR 1, L_0x55556908a4a0, L_0x55556908cc80, C4<0>, C4<0>;
L_0x55556908a860 .functor AND 1, L_0x55556908ab10, L_0x55556908ac40, C4<1>, C4<1>;
L_0x55556908a8d0 .functor XOR 1, L_0x55556908ab10, L_0x55556908ac40, C4<0>, C4<0>;
L_0x55556908a940 .functor AND 1, L_0x55556908cc80, L_0x55556908a8d0, C4<1>, C4<1>;
L_0x55556908aa00 .functor OR 1, L_0x55556908a860, L_0x55556908a940, C4<0>, C4<0>;
v0x555568cb5200_0 .net "A", 0 0, L_0x55556908ab10;  1 drivers
v0x555568cb52c0_0 .net "B", 0 0, L_0x55556908ac40;  1 drivers
v0x555568cb07f0_0 .net "Cin", 0 0, L_0x55556908cc80;  alias, 1 drivers
v0x555568cb0890_0 .net "Cout", 0 0, L_0x55556908aa00;  1 drivers
v0x555568cadc30_0 .net "Sum", 0 0, L_0x55556908a7f0;  1 drivers
v0x555568cadcf0_0 .net *"_ivl_0", 0 0, L_0x55556908a4a0;  1 drivers
v0x555568cb0de0_0 .net *"_ivl_4", 0 0, L_0x55556908a860;  1 drivers
v0x555568cb0ec0_0 .net *"_ivl_6", 0 0, L_0x55556908a8d0;  1 drivers
v0x555568cb1cd0_0 .net *"_ivl_8", 0 0, L_0x55556908a940;  1 drivers
S_0x555568cae2c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568cb67e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908ad70 .functor XOR 1, L_0x55556908b1e0, L_0x55556908b310, C4<0>, C4<0>;
L_0x55556908ade0 .functor XOR 1, L_0x55556908ad70, L_0x55556908b440, C4<0>, C4<0>;
L_0x55556908ae50 .functor AND 1, L_0x55556908b1e0, L_0x55556908b310, C4<1>, C4<1>;
L_0x55556908af10 .functor XOR 1, L_0x55556908b1e0, L_0x55556908b310, C4<0>, C4<0>;
L_0x55556908af80 .functor AND 1, L_0x55556908b440, L_0x55556908af10, C4<1>, C4<1>;
L_0x55556908b090 .functor OR 1, L_0x55556908ae50, L_0x55556908af80, C4<0>, C4<0>;
v0x555568caf3a0_0 .net "A", 0 0, L_0x55556908b1e0;  1 drivers
v0x555568cab700_0 .net "B", 0 0, L_0x55556908b310;  1 drivers
v0x555568cab7c0_0 .net "Cin", 0 0, L_0x55556908b440;  1 drivers
v0x555568cac730_0 .net "Cout", 0 0, L_0x55556908b090;  1 drivers
v0x555568cac7f0_0 .net "Sum", 0 0, L_0x55556908ade0;  1 drivers
v0x555568ca8eb0_0 .net *"_ivl_0", 0 0, L_0x55556908ad70;  1 drivers
v0x555568ca8f90_0 .net *"_ivl_4", 0 0, L_0x55556908ae50;  1 drivers
v0x555568ca9ee0_0 .net *"_ivl_6", 0 0, L_0x55556908af10;  1 drivers
v0x555568ca9fc0_0 .net *"_ivl_8", 0 0, L_0x55556908af80;  1 drivers
S_0x555568ca51b0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568cb67e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908b4e0 .functor XOR 1, L_0x55556908b9f0, L_0x55556908bb60, C4<0>, C4<0>;
L_0x55556908b550 .functor XOR 1, L_0x55556908b4e0, L_0x55556908bc90, C4<0>, C4<0>;
L_0x55556908b610 .functor AND 1, L_0x55556908b9f0, L_0x55556908bb60, C4<1>, C4<1>;
L_0x55556908b720 .functor XOR 1, L_0x55556908b9f0, L_0x55556908bb60, C4<0>, C4<0>;
L_0x55556908b790 .functor AND 1, L_0x55556908bc90, L_0x55556908b720, C4<1>, C4<1>;
L_0x55556908b8a0 .functor OR 1, L_0x55556908b610, L_0x55556908b790, C4<0>, C4<0>;
v0x555568ca26a0_0 .net "A", 0 0, L_0x55556908b9f0;  1 drivers
v0x555568ca57a0_0 .net "B", 0 0, L_0x55556908bb60;  1 drivers
v0x555568ca5840_0 .net "Cin", 0 0, L_0x55556908bc90;  1 drivers
v0x555568ca6690_0 .net "Cout", 0 0, L_0x55556908b8a0;  1 drivers
v0x555568ca6750_0 .net "Sum", 0 0, L_0x55556908b550;  1 drivers
v0x555568ca2c80_0 .net *"_ivl_0", 0 0, L_0x55556908b4e0;  1 drivers
v0x555568ca2d60_0 .net *"_ivl_4", 0 0, L_0x55556908b610;  1 drivers
v0x555568ca3cb0_0 .net *"_ivl_6", 0 0, L_0x55556908b720;  1 drivers
v0x555568ca3d90_0 .net *"_ivl_8", 0 0, L_0x55556908b790;  1 drivers
S_0x555568ca00c0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568cb67e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908bec0 .functor XOR 1, L_0x55556908c3e0, L_0x55556908c5a0, C4<0>, C4<0>;
L_0x55556908bf30 .functor XOR 1, L_0x55556908bec0, L_0x55556908c760, C4<0>, C4<0>;
L_0x55556908bff0 .functor AND 1, L_0x55556908c3e0, L_0x55556908c5a0, C4<1>, C4<1>;
L_0x55556908c100 .functor XOR 1, L_0x55556908c3e0, L_0x55556908c5a0, C4<0>, C4<0>;
L_0x55556908c170 .functor AND 1, L_0x55556908c760, L_0x55556908c100, C4<1>, C4<1>;
L_0x55556908c280 .functor OR 1, L_0x55556908bff0, L_0x55556908c170, C4<0>, C4<0>;
v0x555568ca11a0_0 .net "A", 0 0, L_0x55556908c3e0;  1 drivers
v0x555568c9d870_0 .net "B", 0 0, L_0x55556908c5a0;  1 drivers
v0x555568c9d930_0 .net "Cin", 0 0, L_0x55556908c760;  1 drivers
v0x555568c9e8a0_0 .net "Cout", 0 0, L_0x55556908c280;  alias, 1 drivers
v0x555568c9e960_0 .net "Sum", 0 0, L_0x55556908bf30;  1 drivers
v0x555568c99b70_0 .net *"_ivl_0", 0 0, L_0x55556908bec0;  1 drivers
v0x555568c99c50_0 .net *"_ivl_4", 0 0, L_0x55556908bff0;  1 drivers
v0x555568c96fb0_0 .net *"_ivl_6", 0 0, L_0x55556908c100;  1 drivers
v0x555568c97090_0 .net *"_ivl_8", 0 0, L_0x55556908c170;  1 drivers
S_0x555568c98670 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568b33f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568c74cf0_0 .net "A", 3 0, L_0x55556908ef90;  1 drivers
v0x555568c74df0_0 .net "B", 3 0, L_0x55556908f0d0;  1 drivers
v0x555568c77ea0_0 .net "Cin", 0 0, L_0x55556908f170;  1 drivers
v0x555568c77f70_0 .net "Cout", 0 0, L_0x55556908e870;  1 drivers
v0x555568c78d90_0 .net "Sum", 3 0, L_0x55556908eef0;  1 drivers
v0x555568c78e30_0 .net "carry", 2 0, L_0x55556908e370;  1 drivers
L_0x55556908d100 .part L_0x55556908ef90, 0, 1;
L_0x55556908d230 .part L_0x55556908f0d0, 0, 1;
L_0x55556908d7d0 .part L_0x55556908ef90, 1, 1;
L_0x55556908d900 .part L_0x55556908f0d0, 1, 1;
L_0x55556908da30 .part L_0x55556908e370, 0, 1;
L_0x55556908dfe0 .part L_0x55556908ef90, 2, 1;
L_0x55556908e150 .part L_0x55556908f0d0, 2, 1;
L_0x55556908e280 .part L_0x55556908e370, 1, 1;
L_0x55556908e370 .concat8 [ 1 1 1 0], L_0x55556908cff0, L_0x55556908d680, L_0x55556908de90;
L_0x55556908e9d0 .part L_0x55556908ef90, 3, 1;
L_0x55556908eb90 .part L_0x55556908f0d0, 3, 1;
L_0x55556908ed50 .part L_0x55556908e370, 2, 1;
L_0x55556908eef0 .concat8 [ 1 1 1 1], L_0x55556908cd90, L_0x55556908d3d0, L_0x55556908db40, L_0x55556908e520;
S_0x555568c95ab0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568c98670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908cd20 .functor XOR 1, L_0x55556908d100, L_0x55556908d230, C4<0>, C4<0>;
L_0x55556908cd90 .functor XOR 1, L_0x55556908cd20, L_0x55556908f170, C4<0>, C4<0>;
L_0x55556908ce00 .functor AND 1, L_0x55556908d100, L_0x55556908d230, C4<1>, C4<1>;
L_0x55556908cec0 .functor XOR 1, L_0x55556908d100, L_0x55556908d230, C4<0>, C4<0>;
L_0x55556908cf30 .functor AND 1, L_0x55556908f170, L_0x55556908cec0, C4<1>, C4<1>;
L_0x55556908cff0 .functor OR 1, L_0x55556908ce00, L_0x55556908cf30, C4<0>, C4<0>;
v0x555568c92230_0 .net "A", 0 0, L_0x55556908d100;  1 drivers
v0x555568c922f0_0 .net "B", 0 0, L_0x55556908d230;  1 drivers
v0x555568c93260_0 .net "Cin", 0 0, L_0x55556908f170;  alias, 1 drivers
v0x555568c93300_0 .net "Cout", 0 0, L_0x55556908cff0;  1 drivers
v0x555568c8e530_0 .net "Sum", 0 0, L_0x55556908cd90;  1 drivers
v0x555568c8e5f0_0 .net *"_ivl_0", 0 0, L_0x55556908cd20;  1 drivers
v0x555568c8b970_0 .net *"_ivl_4", 0 0, L_0x55556908ce00;  1 drivers
v0x555568c8ba50_0 .net *"_ivl_6", 0 0, L_0x55556908cec0;  1 drivers
v0x555568c8eb20_0 .net *"_ivl_8", 0 0, L_0x55556908cf30;  1 drivers
S_0x555568c8fa10 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568c98670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908d360 .functor XOR 1, L_0x55556908d7d0, L_0x55556908d900, C4<0>, C4<0>;
L_0x55556908d3d0 .functor XOR 1, L_0x55556908d360, L_0x55556908da30, C4<0>, C4<0>;
L_0x55556908d440 .functor AND 1, L_0x55556908d7d0, L_0x55556908d900, C4<1>, C4<1>;
L_0x55556908d500 .functor XOR 1, L_0x55556908d7d0, L_0x55556908d900, C4<0>, C4<0>;
L_0x55556908d570 .functor AND 1, L_0x55556908da30, L_0x55556908d500, C4<1>, C4<1>;
L_0x55556908d680 .functor OR 1, L_0x55556908d440, L_0x55556908d570, C4<0>, C4<0>;
v0x555568c8c0b0_0 .net "A", 0 0, L_0x55556908d7d0;  1 drivers
v0x555568c8d030_0 .net "B", 0 0, L_0x55556908d900;  1 drivers
v0x555568c8d0f0_0 .net "Cin", 0 0, L_0x55556908da30;  1 drivers
v0x555568c89440_0 .net "Cout", 0 0, L_0x55556908d680;  1 drivers
v0x555568c89500_0 .net "Sum", 0 0, L_0x55556908d3d0;  1 drivers
v0x555568c8a470_0 .net *"_ivl_0", 0 0, L_0x55556908d360;  1 drivers
v0x555568c8a550_0 .net *"_ivl_4", 0 0, L_0x55556908d440;  1 drivers
v0x555568c86bf0_0 .net *"_ivl_6", 0 0, L_0x55556908d500;  1 drivers
v0x555568c86cd0_0 .net *"_ivl_8", 0 0, L_0x55556908d570;  1 drivers
S_0x555568c87c20 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568c98670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908dad0 .functor XOR 1, L_0x55556908dfe0, L_0x55556908e150, C4<0>, C4<0>;
L_0x55556908db40 .functor XOR 1, L_0x55556908dad0, L_0x55556908e280, C4<0>, C4<0>;
L_0x55556908dc00 .functor AND 1, L_0x55556908dfe0, L_0x55556908e150, C4<1>, C4<1>;
L_0x55556908dd10 .functor XOR 1, L_0x55556908dfe0, L_0x55556908e150, C4<0>, C4<0>;
L_0x55556908dd80 .functor AND 1, L_0x55556908e280, L_0x55556908dd10, C4<1>, C4<1>;
L_0x55556908de90 .functor OR 1, L_0x55556908dc00, L_0x55556908dd80, C4<0>, C4<0>;
v0x555568c82fa0_0 .net "A", 0 0, L_0x55556908dfe0;  1 drivers
v0x555568c80330_0 .net "B", 0 0, L_0x55556908e150;  1 drivers
v0x555568c803f0_0 .net "Cin", 0 0, L_0x55556908e280;  1 drivers
v0x555568c834e0_0 .net "Cout", 0 0, L_0x55556908de90;  1 drivers
v0x555568c83580_0 .net "Sum", 0 0, L_0x55556908db40;  1 drivers
v0x555568c843d0_0 .net *"_ivl_0", 0 0, L_0x55556908dad0;  1 drivers
v0x555568c844b0_0 .net *"_ivl_4", 0 0, L_0x55556908dc00;  1 drivers
v0x555568c809c0_0 .net *"_ivl_6", 0 0, L_0x55556908dd10;  1 drivers
v0x555568c80aa0_0 .net *"_ivl_8", 0 0, L_0x55556908dd80;  1 drivers
S_0x555568c819f0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568c98670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908e4b0 .functor XOR 1, L_0x55556908e9d0, L_0x55556908eb90, C4<0>, C4<0>;
L_0x55556908e520 .functor XOR 1, L_0x55556908e4b0, L_0x55556908ed50, C4<0>, C4<0>;
L_0x55556908e5e0 .functor AND 1, L_0x55556908e9d0, L_0x55556908eb90, C4<1>, C4<1>;
L_0x55556908e6f0 .functor XOR 1, L_0x55556908e9d0, L_0x55556908eb90, C4<0>, C4<0>;
L_0x55556908e760 .functor AND 1, L_0x55556908ed50, L_0x55556908e6f0, C4<1>, C4<1>;
L_0x55556908e870 .functor OR 1, L_0x55556908e5e0, L_0x55556908e760, C4<0>, C4<0>;
v0x555568c7deb0_0 .net "A", 0 0, L_0x55556908e9d0;  1 drivers
v0x555568c7ee30_0 .net "B", 0 0, L_0x55556908eb90;  1 drivers
v0x555568c7eef0_0 .net "Cin", 0 0, L_0x55556908ed50;  1 drivers
v0x555568c7b5b0_0 .net "Cout", 0 0, L_0x55556908e870;  alias, 1 drivers
v0x555568c7b670_0 .net "Sum", 0 0, L_0x55556908e520;  1 drivers
v0x555568c7c5e0_0 .net *"_ivl_0", 0 0, L_0x55556908e4b0;  1 drivers
v0x555568c7c6c0_0 .net *"_ivl_4", 0 0, L_0x55556908e5e0;  1 drivers
v0x555568c778b0_0 .net *"_ivl_6", 0 0, L_0x55556908e6f0;  1 drivers
v0x555568c77990_0 .net *"_ivl_8", 0 0, L_0x55556908e760;  1 drivers
S_0x555568c75380 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568b33f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ddead0_0 .net "A", 3 0, L_0x555569091570;  1 drivers
v0x555568ddebd0_0 .net "B", 3 0, L_0x5555690916d0;  1 drivers
v0x555568ddaf80_0 .net "Cin", 0 0, L_0x555569091880;  1 drivers
v0x555568ddb050_0 .net "Cout", 0 0, L_0x555569090e60;  alias, 1 drivers
v0x555568ddbfb0_0 .net "Sum", 3 0, L_0x5555690914d0;  1 drivers
v0x555568ddc0a0_0 .net "carry", 2 0, L_0x555569090960;  1 drivers
L_0x55556908f6f0 .part L_0x555569091570, 0, 1;
L_0x55556908f820 .part L_0x5555690916d0, 0, 1;
L_0x55556908fdc0 .part L_0x555569091570, 1, 1;
L_0x55556908fef0 .part L_0x5555690916d0, 1, 1;
L_0x555569090020 .part L_0x555569090960, 0, 1;
L_0x5555690905d0 .part L_0x555569091570, 2, 1;
L_0x555569090740 .part L_0x5555690916d0, 2, 1;
L_0x555569090870 .part L_0x555569090960, 1, 1;
L_0x555569090960 .concat8 [ 1 1 1 0], L_0x55556908f5e0, L_0x55556908fc70, L_0x555569090480;
L_0x555569090fb0 .part L_0x555569091570, 3, 1;
L_0x555569091170 .part L_0x5555690916d0, 3, 1;
L_0x555569091330 .part L_0x555569090960, 2, 1;
L_0x5555690914d0 .concat8 [ 1 1 1 1], L_0x55556908f330, L_0x55556908f9c0, L_0x555569090130, L_0x555569090b10;
S_0x555568c727c0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568c75380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908f2c0 .functor XOR 1, L_0x55556908f6f0, L_0x55556908f820, C4<0>, C4<0>;
L_0x55556908f330 .functor XOR 1, L_0x55556908f2c0, L_0x555569091880, C4<0>, C4<0>;
L_0x55556908f3a0 .functor AND 1, L_0x55556908f6f0, L_0x55556908f820, C4<1>, C4<1>;
L_0x55556908f4b0 .functor XOR 1, L_0x55556908f6f0, L_0x55556908f820, C4<0>, C4<0>;
L_0x55556908f520 .functor AND 1, L_0x555569091880, L_0x55556908f4b0, C4<1>, C4<1>;
L_0x55556908f5e0 .functor OR 1, L_0x55556908f3a0, L_0x55556908f520, C4<0>, C4<0>;
v0x555568c737f0_0 .net "A", 0 0, L_0x55556908f6f0;  1 drivers
v0x555568c73890_0 .net "B", 0 0, L_0x55556908f820;  1 drivers
v0x555568c6ff70_0 .net "Cin", 0 0, L_0x555569091880;  alias, 1 drivers
v0x555568c70010_0 .net "Cout", 0 0, L_0x55556908f5e0;  1 drivers
v0x555568c70fa0_0 .net "Sum", 0 0, L_0x55556908f330;  1 drivers
v0x555568c71060_0 .net *"_ivl_0", 0 0, L_0x55556908f2c0;  1 drivers
v0x555568c6c440_0 .net *"_ivl_4", 0 0, L_0x55556908f3a0;  1 drivers
v0x555568c6c520_0 .net *"_ivl_6", 0 0, L_0x55556908f4b0;  1 drivers
v0x555568c69880_0 .net *"_ivl_8", 0 0, L_0x55556908f520;  1 drivers
S_0x555568c6ca30 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568c75380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556908f950 .functor XOR 1, L_0x55556908fdc0, L_0x55556908fef0, C4<0>, C4<0>;
L_0x55556908f9c0 .functor XOR 1, L_0x55556908f950, L_0x555569090020, C4<0>, C4<0>;
L_0x55556908fa30 .functor AND 1, L_0x55556908fdc0, L_0x55556908fef0, C4<1>, C4<1>;
L_0x55556908faf0 .functor XOR 1, L_0x55556908fdc0, L_0x55556908fef0, C4<0>, C4<0>;
L_0x55556908fb60 .functor AND 1, L_0x555569090020, L_0x55556908faf0, C4<1>, C4<1>;
L_0x55556908fc70 .functor OR 1, L_0x55556908fa30, L_0x55556908fb60, C4<0>, C4<0>;
v0x555568c6d9d0_0 .net "A", 0 0, L_0x55556908fdc0;  1 drivers
v0x555568c69f10_0 .net "B", 0 0, L_0x55556908fef0;  1 drivers
v0x555568c69fd0_0 .net "Cin", 0 0, L_0x555569090020;  1 drivers
v0x555568c6af40_0 .net "Cout", 0 0, L_0x55556908fc70;  1 drivers
v0x555568c6b000_0 .net "Sum", 0 0, L_0x55556908f9c0;  1 drivers
v0x555568c67500_0 .net *"_ivl_0", 0 0, L_0x55556908f950;  1 drivers
v0x555568c675e0_0 .net *"_ivl_4", 0 0, L_0x55556908fa30;  1 drivers
v0x555568c68530_0 .net *"_ivl_6", 0 0, L_0x55556908faf0;  1 drivers
v0x555568c68610_0 .net *"_ivl_8", 0 0, L_0x55556908fb60;  1 drivers
S_0x555568c64d40 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568c75380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555690900c0 .functor XOR 1, L_0x5555690905d0, L_0x555569090740, C4<0>, C4<0>;
L_0x555569090130 .functor XOR 1, L_0x5555690900c0, L_0x555569090870, C4<0>, C4<0>;
L_0x5555690901f0 .functor AND 1, L_0x5555690905d0, L_0x555569090740, C4<1>, C4<1>;
L_0x555569090300 .functor XOR 1, L_0x5555690905d0, L_0x555569090740, C4<0>, C4<0>;
L_0x555569090370 .functor AND 1, L_0x555569090870, L_0x555569090300, C4<1>, C4<1>;
L_0x555569090480 .functor OR 1, L_0x5555690901f0, L_0x555569090370, C4<0>, C4<0>;
v0x555568c65e20_0 .net "A", 0 0, L_0x5555690905d0;  1 drivers
v0x555568cc90a0_0 .net "B", 0 0, L_0x555569090740;  1 drivers
v0x555568cc9140_0 .net "Cin", 0 0, L_0x555569090870;  1 drivers
v0x555568de4580_0 .net "Cout", 0 0, L_0x555569090480;  1 drivers
v0x555568de4640_0 .net "Sum", 0 0, L_0x555569090130;  1 drivers
v0x555568d88730_0 .net *"_ivl_0", 0 0, L_0x5555690900c0;  1 drivers
v0x555568d88810_0 .net *"_ivl_4", 0 0, L_0x5555690901f0;  1 drivers
v0x555568d938c0_0 .net *"_ivl_6", 0 0, L_0x555569090300;  1 drivers
v0x555568d939a0_0 .net *"_ivl_8", 0 0, L_0x555569090370;  1 drivers
S_0x555568dda5d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568c75380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569090aa0 .functor XOR 1, L_0x555569090fb0, L_0x555569091170, C4<0>, C4<0>;
L_0x555569090b10 .functor XOR 1, L_0x555569090aa0, L_0x555569091330, C4<0>, C4<0>;
L_0x555569090bd0 .functor AND 1, L_0x555569090fb0, L_0x555569091170, C4<1>, C4<1>;
L_0x555569090ce0 .functor XOR 1, L_0x555569090fb0, L_0x555569091170, C4<0>, C4<0>;
L_0x555569090d50 .functor AND 1, L_0x555569091330, L_0x555569090ce0, C4<1>, C4<1>;
L_0x555569090e60 .functor OR 1, L_0x555569090bd0, L_0x555569090d50, C4<0>, C4<0>;
v0x555568de0080_0 .net "A", 0 0, L_0x555569090fb0;  1 drivers
v0x555568ddd410_0 .net "B", 0 0, L_0x555569091170;  1 drivers
v0x555568ddd4d0_0 .net "Cin", 0 0, L_0x555569091330;  1 drivers
v0x555568de05c0_0 .net "Cout", 0 0, L_0x555569090e60;  alias, 1 drivers
v0x555568de0660_0 .net "Sum", 0 0, L_0x555569090b10;  1 drivers
v0x555568de14b0_0 .net *"_ivl_0", 0 0, L_0x555569090aa0;  1 drivers
v0x555568de1590_0 .net *"_ivl_4", 0 0, L_0x555569090bd0;  1 drivers
v0x555568dddaa0_0 .net *"_ivl_6", 0 0, L_0x555569090ce0;  1 drivers
v0x555568dddb80_0 .net *"_ivl_8", 0 0, L_0x555569090d50;  1 drivers
S_0x555568dc7420 .scope module, "u_stage_mem" "stage_mem" 13 424, 30 1 0, S_0x555568ca4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_alu_result";
    .port_info 3 /INPUT 32 "i_store_data";
    .port_info 4 /INPUT 1 "i_mem_write";
    .port_info 5 /INPUT 1 "i_mem_read";
    .port_info 6 /INPUT 3 "i_funct3";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 32 "i_io_sw";
    .port_info 11 /OUTPUT 32 "o_io_ledr";
    .port_info 12 /OUTPUT 32 "o_io_ledg";
    .port_info 13 /OUTPUT 7 "o_io_hex0";
    .port_info 14 /OUTPUT 7 "o_io_hex1";
    .port_info 15 /OUTPUT 7 "o_io_hex2";
    .port_info 16 /OUTPUT 7 "o_io_hex3";
    .port_info 17 /OUTPUT 7 "o_io_hex4";
    .port_info 18 /OUTPUT 7 "o_io_hex5";
    .port_info 19 /OUTPUT 7 "o_io_hex6";
    .port_info 20 /OUTPUT 7 "o_io_hex7";
    .port_info 21 /OUTPUT 32 "o_io_lcd";
    .port_info 22 /OUTPUT 32 "o_dmem_rdata";
    .port_info 23 /OUTPUT 32 "o_io_rdata";
    .port_info 24 /OUTPUT 1 "o_mem_stall_req";
enum0x55556862dd70 .enum4 (2)
   "IDLE" 2'b00,
   "ACCESS_2_READ" 2'b01,
   "ACCESS_2_WRITE" 2'b10
 ;
L_0x55556911b150 .functor AND 1, v0x5555685a9db0_0, L_0x55556911b0b0, C4<1>, C4<1>;
L_0x55556911b260 .functor AND 1, L_0x55556911b150, L_0x55556911b1c0, C4<1>, C4<1>;
L_0x55556911b370 .functor AND 1, L_0x55556911b260, v0x55556859f480_0, C4<1>, C4<1>;
L_0x55556911bdd0 .functor OR 1, v0x55556859f480_0, v0x555568d61d10_0, C4<0>, C4<0>;
L_0x55556911c8d0 .functor OR 1, L_0x55556911c6a0, L_0x55556911c7e0, C4<0>, C4<0>;
L_0x55556911d510 .functor BUFZ 32, v0x555568d9fd50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556911d610 .functor BUFZ 32, v0x555568da35d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556911d710 .functor BUFZ 32, v0x555568da2660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568d96f60_0 .net *"_ivl_1", 0 0, L_0x55556911b0b0;  1 drivers
L_0x7f38a6a737b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568d97040_0 .net/2u *"_ivl_10", 1 0, L_0x7f38a6a737b8;  1 drivers
v0x555568d97f90_0 .net *"_ivl_12", 0 0, L_0x55556911b430;  1 drivers
L_0x7f38a6a739b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555568d98050_0 .net/2u *"_ivl_18", 1 0, L_0x7f38a6a739b0;  1 drivers
v0x555568d94710_0 .net *"_ivl_20", 0 0, L_0x55556911c6a0;  1 drivers
L_0x7f38a6a739f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555568d947d0_0 .net/2u *"_ivl_22", 1 0, L_0x7f38a6a739f8;  1 drivers
v0x555568d95740_0 .net *"_ivl_24", 0 0, L_0x55556911c7e0;  1 drivers
v0x555568d95800_0 .net *"_ivl_27", 0 0, L_0x55556911c8d0;  1 drivers
v0x555568d90be0_0 .net *"_ivl_29", 29 0, L_0x55556911c9e0;  1 drivers
v0x555568d90cc0_0 .net *"_ivl_3", 0 0, L_0x55556911b150;  1 drivers
L_0x7f38a6a73a40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568d8e020_0 .net/2u *"_ivl_30", 1 0, L_0x7f38a6a73a40;  1 drivers
v0x555568d8e100_0 .net *"_ivl_32", 31 0, L_0x55556911cad0;  1 drivers
v0x555568d911d0_0 .net *"_ivl_35", 29 0, L_0x55556911cc60;  1 drivers
L_0x7f38a6a73a88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568d912b0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38a6a73a88;  1 drivers
v0x555568d920c0_0 .net *"_ivl_38", 31 0, L_0x55556911cd00;  1 drivers
v0x555568d921a0_0 .net *"_ivl_5", 0 0, L_0x55556911b1c0;  1 drivers
v0x555568d8e6b0_0 .net *"_ivl_7", 0 0, L_0x55556911b260;  1 drivers
v0x555568d8f6e0_0 .net "b_io_hexh", 31 0, v0x555568da6290_0;  1 drivers
v0x555568d8f7a0_0 .net "b_io_hexl", 31 0, v0x555568da25a0_0;  1 drivers
v0x555568d8baf0_0 .net "b_io_lcd", 31 0, v0x555568da2660_0;  1 drivers
v0x555568d8bb90_0 .net "b_io_ledg", 31 0, v0x555568da35d0_0;  1 drivers
v0x555568d8cb20_0 .net "b_io_ledr", 31 0, v0x555568d9fd50_0;  1 drivers
v0x555568d8cbc0_0 .net "b_io_sw", 31 0, v0x555568db9220_0;  1 drivers
v0x555568d890f0_0 .net "dmem_address", 31 0, L_0x55556911ce40;  1 drivers
v0x555568d891b0_0 .var "dmem_byte_enable", 3 0;
v0x555568d8a120_0 .net "dmem_read_data", 31 0, L_0x55556911d250;  1 drivers
v0x555568d8a1e0_0 .var "dmem_write_data", 31 0;
v0x555568cd45e0_0 .net "effective_address", 31 0, L_0x55556911b520;  1 drivers
v0x555568cd46b0_0 .net "f_dmem_valid", 0 0, L_0x55556911b700;  1 drivers
v0x555568cd2a80_0 .net "f_dmem_valid_current", 0 0, L_0x55556911bf30;  1 drivers
v0x555568cd2b50_0 .net "f_dmem_wren", 0 0, L_0x55556911bd10;  1 drivers
v0x555568d81810_0 .net "f_dmem_wren_unused", 0 0, L_0x55556911c5e0;  1 drivers
v0x555568d818e0_0 .net "f_io_valid", 0 0, L_0x55556911bc00;  1 drivers
v0x55556845e6c0_0 .net "f_io_valid_unused", 0 0, L_0x55556911c480;  1 drivers
v0x55556845e760_0 .var "first_word_buffer", 31 0;
v0x55556845e800_0 .net "i_alu_result", 31 0, v0x555568453a80_0;  alias, 1 drivers
v0x55556845e8a0_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568d862c0_0 .net "i_ctrl_bubble", 0 0, v0x555568453900_0;  alias, 1 drivers
v0x555568d86360_0 .net "i_ctrl_kill", 0 0, v0x5555685a64a0_0;  alias, 1 drivers
v0x555568d83e20_0 .net "i_ctrl_valid", 0 0, v0x5555685a9db0_0;  alias, 1 drivers
v0x555568d83ec0_0 .net "i_funct3", 2 0, v0x5555688d52a0_0;  alias, 1 drivers
v0x555568d80b50_0 .net "i_io_sw", 31 0, L_0x7f38a6a73ba8;  alias, 1 drivers
v0x555568d80bf0_0 .net "i_mem_read", 0 0, v0x5555685a2b90_0;  alias, 1 drivers
v0x555568d82400_0 .net "i_mem_write", 0 0, v0x55556859f480_0;  alias, 1 drivers
v0x555568d824a0_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568d7e580_0 .net "i_store_data", 31 0, v0x5555684f16e0_0;  alias, 1 drivers
v0x555568d7e640_0 .var "io_rdata_comb", 31 0;
v0x555568d7d0f0_0 .net "lsu_store_en", 0 0, L_0x55556911b370;  1 drivers
v0x555568d7d1b0_0 .var "misaligned_access", 0 0;
v0x555568d6fe90_0 .var "next_state", 1 0;
v0x555568d6ff70_0 .var "o_dmem_rdata", 31 0;
v0x555568d6de90_0 .net "o_io_hex0", 6 0, L_0x55556911d860;  alias, 1 drivers
v0x555568d6df70_0 .net "o_io_hex1", 6 0, L_0x55556911d990;  alias, 1 drivers
v0x555568ceac90_0 .net "o_io_hex2", 6 0, L_0x55556911dac0;  alias, 1 drivers
v0x555568cead50_0 .net "o_io_hex3", 6 0, L_0x55556911dc80;  alias, 1 drivers
v0x555568cea350_0 .net "o_io_hex4", 6 0, L_0x55556911de40;  alias, 1 drivers
v0x555568cea430_0 .net "o_io_hex5", 6 0, L_0x55556911df70;  alias, 1 drivers
v0x555568d655f0_0 .net "o_io_hex6", 6 0, L_0x55556911e140;  alias, 1 drivers
v0x555568d656b0_0 .net "o_io_hex7", 6 0, L_0x55556911e270;  alias, 1 drivers
v0x555568d64dc0_0 .net "o_io_lcd", 31 0, L_0x55556911d710;  alias, 1 drivers
v0x555568d64ea0_0 .net "o_io_ledg", 31 0, L_0x55556911d610;  alias, 1 drivers
v0x555568d63980_0 .net "o_io_ledr", 31 0, L_0x55556911d510;  alias, 1 drivers
v0x555568d63a40_0 .var "o_io_rdata", 31 0;
v0x555568d63150_0 .var "o_mem_stall_req", 0 0;
v0x555568d631f0_0 .var "saved_alu_result", 31 0;
v0x55556844fce0_0 .var "saved_funct3", 2 0;
v0x555568d61d10_0 .var "saved_mem_write", 0 0;
v0x555568d61db0_0 .var "saved_offset", 1 0;
v0x555568d614e0_0 .var "saved_store_data", 31 0;
v0x555568d615c0_0 .var "state", 1 0;
E_0x555568bc6230/0 .event anyedge, v0x555568db07a0_0, v0x555568453a80_0, v0x555568db9220_0, v0x555568d9fd50_0;
E_0x555568bc6230/1 .event anyedge, v0x555568da35d0_0, v0x555568da25a0_0, v0x555568da6290_0, v0x555568da2660_0;
E_0x555568bc6230 .event/or E_0x555568bc6230/0, E_0x555568bc6230/1;
E_0x555568bdceb0/0 .event anyedge, v0x555568d615c0_0, v0x55556844fce0_0, v0x555568d61db0_0, v0x555568dbf8a0_0;
E_0x555568bdceb0/1 .event anyedge, v0x55556845e760_0;
E_0x555568bdceb0 .event/or E_0x555568bdceb0/0, E_0x555568bdceb0/1;
E_0x555568f5ed40/0 .event anyedge, v0x5555684f16e0_0, v0x555568d7d0f0_0, v0x555568db4270_0, v0x555568d7d1b0_0;
E_0x555568f5ed40/1 .event anyedge, v0x555568d615c0_0, v0x5555688d52a0_0, v0x555568453a80_0, v0x55556859f480_0;
E_0x555568f5ed40/2 .event anyedge, v0x5555685a9db0_0, v0x55556844fce0_0, v0x555568d61db0_0, v0x555568d614e0_0;
E_0x555568f5ed40 .event/or E_0x555568f5ed40/0, E_0x555568f5ed40/1, E_0x555568f5ed40/2;
E_0x555568f68df0/0 .event anyedge, v0x555568d615c0_0, v0x5555685a9db0_0, v0x555568453900_0, v0x5555685a64a0_0;
E_0x555568f68df0/1 .event anyedge, v0x555568d7d1b0_0, v0x5555685a2b90_0, v0x55556859f480_0;
E_0x555568f68df0 .event/or E_0x555568f68df0/0, E_0x555568f68df0/1;
E_0x555568c6f290 .event anyedge, v0x555568d615c0_0, v0x555568da4bb0_0, v0x5555688d52a0_0, v0x555568453a80_0;
L_0x55556911b0b0 .reduce/nor v0x555568453900_0;
L_0x55556911b1c0 .reduce/nor v0x5555685a64a0_0;
L_0x55556911b430 .cmp/eq 2, v0x555568d615c0_0, L_0x7f38a6a737b8;
L_0x55556911b520 .functor MUXZ 32, v0x555568d631f0_0, v0x555568453a80_0, L_0x55556911b430, C4<>;
L_0x55556911c6a0 .cmp/eq 2, v0x555568d615c0_0, L_0x7f38a6a739b0;
L_0x55556911c7e0 .cmp/eq 2, v0x555568d615c0_0, L_0x7f38a6a739f8;
L_0x55556911c9e0 .part v0x555568d631f0_0, 2, 30;
L_0x55556911cad0 .concat [ 2 30 0 0], L_0x7f38a6a73a40, L_0x55556911c9e0;
L_0x55556911cc60 .part v0x555568453a80_0, 2, 30;
L_0x55556911cd00 .concat [ 2 30 0 0], L_0x7f38a6a73a88, L_0x55556911cc60;
L_0x55556911ce40 .functor MUXZ 32, L_0x55556911cd00, L_0x55556911cad0, L_0x55556911c8d0, C4<>;
L_0x55556911d360 .part L_0x55556911ce40, 0, 16;
L_0x55556911d860 .part v0x555568da25a0_0, 0, 7;
L_0x55556911d990 .part v0x555568da25a0_0, 8, 7;
L_0x55556911dac0 .part v0x555568da25a0_0, 16, 7;
L_0x55556911dc80 .part v0x555568da25a0_0, 24, 7;
L_0x55556911de40 .part v0x555568da6290_0, 0, 7;
L_0x55556911df70 .part v0x555568da6290_0, 8, 7;
L_0x55556911e140 .part v0x555568da6290_0, 16, 7;
L_0x55556911e270 .part v0x555568da6290_0, 24, 7;
S_0x555568dc8450 .scope module, "dmem_inst" "dmem" 30 245, 5 7 0, S_0x555568dc7420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 4 "wren";
    .port_info 5 /OUTPUT 32 "q";
P_0x555568d056e0 .param/l "DEPTH" 1 5 16, +C4<00000000000000000100000000000000>;
L_0x55556911d250 .functor BUFZ 32, L_0x55556911d020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568dc2010_0 .net *"_ivl_2", 31 0, L_0x55556911d020;  1 drivers
v0x555568dc20f0_0 .net *"_ivl_4", 15 0, L_0x55556911d0c0;  1 drivers
L_0x7f38a6a73ad0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568dc3040_0 .net *"_ivl_7", 1 0, L_0x7f38a6a73ad0;  1 drivers
v0x555568dc3130_0 .net "address", 15 0, L_0x55556911d360;  1 drivers
v0x555568dbe310_0 .net "data", 31 0, v0x555568d8a1e0_0;  1 drivers
v0x555568dbb750_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568dbb7f0_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568dbea10 .array "mem", 16383 0, 31 0;
v0x555568dbf8a0_0 .net "q", 31 0, L_0x55556911d250;  alias, 1 drivers
v0x555568dbbde0_0 .net "word_addr", 13 0, L_0x55556911cf80;  1 drivers
v0x555568dbbea0_0 .net "wren", 3 0, v0x555568d891b0_0;  1 drivers
L_0x55556911cf80 .part L_0x55556911d360, 2, 14;
L_0x55556911d020 .array/port v0x555568dbea10, L_0x55556911d0c0;
L_0x55556911d0c0 .concat [ 14 2 0 0], L_0x55556911cf80, L_0x7f38a6a73ad0;
S_0x555568dc5890 .scope begin, "$unm_blk_151" "$unm_blk_151" 5 26, 5 26 0, S_0x555568dc8450;
 .timescale 0 0;
v0x555568dc4930_0 .var/i "i", 31 0;
S_0x555568dbce10 .scope module, "u_in_buf" "input_buffer" 30 270, 6 6 0, S_0x555568dc7420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "b_io_sw";
v0x555568db9220_0 .var "b_io_sw", 31 0;
v0x555568db9300_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568dba250_0 .net "i_io_sw", 31 0, L_0x7f38a6a73ba8;  alias, 1 drivers
v0x555568dba2f0_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
S_0x555568db69d0 .scope module, "u_mux" "input_mux" 30 78, 8 6 0, S_0x555568dc7420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x55556911bc00 .functor OR 1, L_0x55556911b930, L_0x55556911bac0, C4<0>, C4<0>;
L_0x55556911bd10 .functor AND 1, L_0x55556911bdd0, L_0x55556911b700, C4<1>, C4<1>;
v0x555568db7a00_0 .net *"_ivl_1", 16 0, L_0x55556911b660;  1 drivers
v0x555568db7ac0_0 .net *"_ivl_10", 0 0, L_0x55556911b930;  1 drivers
v0x555568db2cd0_0 .net *"_ivl_13", 15 0, L_0x55556911ba20;  1 drivers
L_0x7f38a6a73890 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x555568db2d90_0 .net/2u *"_ivl_14", 15 0, L_0x7f38a6a73890;  1 drivers
v0x555568db0110_0 .net *"_ivl_16", 0 0, L_0x55556911bac0;  1 drivers
L_0x7f38a6a73800 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568db0220_0 .net/2u *"_ivl_2", 16 0, L_0x7f38a6a73800;  1 drivers
v0x555568db32c0_0 .net *"_ivl_7", 15 0, L_0x55556911b890;  1 drivers
L_0x7f38a6a73848 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568db33a0_0 .net/2u *"_ivl_8", 15 0, L_0x7f38a6a73848;  1 drivers
v0x555568db41b0_0 .net "f_dmem_valid", 0 0, L_0x55556911b700;  alias, 1 drivers
v0x555568db4270_0 .net "f_dmem_wren", 0 0, L_0x55556911bd10;  alias, 1 drivers
v0x555568db07a0_0 .net "f_io_valid", 0 0, L_0x55556911bc00;  alias, 1 drivers
v0x555568db0860_0 .net "i_lsu_addr", 31 0, L_0x55556911b520;  alias, 1 drivers
v0x555568db17d0_0 .net "i_lsu_wren", 0 0, L_0x55556911bdd0;  1 drivers
L_0x55556911b660 .part L_0x55556911b520, 15, 17;
L_0x55556911b700 .cmp/eq 17, L_0x55556911b660, L_0x7f38a6a73800;
L_0x55556911b890 .part L_0x55556911b520, 16, 16;
L_0x55556911b930 .cmp/eq 16, L_0x55556911b890, L_0x7f38a6a73848;
L_0x55556911ba20 .part L_0x55556911b520, 16, 16;
L_0x55556911bac0 .cmp/eq 16, L_0x55556911ba20, L_0x7f38a6a73890;
S_0x555568dadbe0 .scope module, "u_mux_check" "input_mux" 30 87, 8 6 0, S_0x555568dc7420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x55556911c480 .functor OR 1, L_0x55556911c160, L_0x55556911c340, C4<0>, C4<0>;
L_0x55556911c5e0 .functor AND 1, v0x55556859f480_0, L_0x55556911bf30, C4<1>, C4<1>;
v0x555568daecc0_0 .net *"_ivl_1", 16 0, L_0x55556911be90;  1 drivers
v0x555568dab390_0 .net *"_ivl_10", 0 0, L_0x55556911c160;  1 drivers
v0x555568dab430_0 .net *"_ivl_13", 15 0, L_0x55556911c2a0;  1 drivers
L_0x7f38a6a73968 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x555568dac3c0_0 .net/2u *"_ivl_14", 15 0, L_0x7f38a6a73968;  1 drivers
v0x555568dac480_0 .net *"_ivl_16", 0 0, L_0x55556911c340;  1 drivers
L_0x7f38a6a738d8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568da7690_0 .net/2u *"_ivl_2", 16 0, L_0x7f38a6a738d8;  1 drivers
v0x555568da7770_0 .net *"_ivl_7", 15 0, L_0x55556911c0c0;  1 drivers
L_0x7f38a6a73920 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568da4ad0_0 .net/2u *"_ivl_8", 15 0, L_0x7f38a6a73920;  1 drivers
v0x555568da4bb0_0 .net "f_dmem_valid", 0 0, L_0x55556911bf30;  alias, 1 drivers
v0x555568da7c80_0 .net "f_dmem_wren", 0 0, L_0x55556911c5e0;  alias, 1 drivers
v0x555568da7d40_0 .net "f_io_valid", 0 0, L_0x55556911c480;  alias, 1 drivers
v0x555568da8b70_0 .net "i_lsu_addr", 31 0, v0x555568453a80_0;  alias, 1 drivers
v0x555568da8c30_0 .net "i_lsu_wren", 0 0, v0x55556859f480_0;  alias, 1 drivers
L_0x55556911be90 .part v0x555568453a80_0, 15, 17;
L_0x55556911bf30 .cmp/eq 17, L_0x55556911be90, L_0x7f38a6a738d8;
L_0x55556911c0c0 .part v0x555568453a80_0, 16, 16;
L_0x55556911c160 .cmp/eq 16, L_0x55556911c0c0, L_0x7f38a6a73920;
L_0x55556911c2a0 .part v0x555568453a80_0, 16, 16;
L_0x55556911c340 .cmp/eq 16, L_0x55556911c2a0, L_0x7f38a6a73968;
S_0x555568da5160 .scope module, "u_out_buf" "output_buffer" 30 278, 7 7 0, S_0x555568dc7420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_st_data";
    .port_info 3 /INPUT 32 "i_io_addr";
    .port_info 4 /INPUT 3 "i_funct3";
    .port_info 5 /INPUT 1 "i_mem_write";
    .port_info 6 /INPUT 1 "i_io_valid";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "b_io_ledr";
    .port_info 11 /OUTPUT 32 "b_io_ledg";
    .port_info 12 /OUTPUT 32 "b_io_hexl";
    .port_info 13 /OUTPUT 32 "b_io_hexh";
    .port_info 14 /OUTPUT 32 "b_io_lcd";
v0x555568da6190_0 .var "addr_offset_comb", 1 0;
v0x555568da6290_0 .var "b_io_hexh", 31 0;
v0x555568da25a0_0 .var "b_io_hexl", 31 0;
v0x555568da2660_0 .var "b_io_lcd", 31 0;
v0x555568da35d0_0 .var "b_io_ledg", 31 0;
v0x555568d9fd50_0 .var "b_io_ledr", 31 0;
v0x555568d9fe30_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568da0d80_0 .net "i_ctrl_bubble", 0 0, v0x555568453900_0;  alias, 1 drivers
v0x555568da0e20_0 .net "i_ctrl_kill", 0 0, v0x5555685a64a0_0;  alias, 1 drivers
v0x555568d9c050_0 .net "i_ctrl_valid", 0 0, v0x5555685a9db0_0;  alias, 1 drivers
v0x555568d9c0f0_0 .net "i_funct3", 2 0, v0x5555688d52a0_0;  alias, 1 drivers
v0x555568d99490_0 .net "i_io_addr", 31 0, v0x555568453a80_0;  alias, 1 drivers
v0x555568d99550_0 .net "i_io_valid", 0 0, L_0x55556911bc00;  alias, 1 drivers
v0x555568d9c640_0 .net "i_mem_write", 0 0, v0x55556859f480_0;  alias, 1 drivers
v0x555568d9c6e0_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568d9d530_0 .net "i_st_data", 31 0, v0x5555684f16e0_0;  alias, 1 drivers
v0x555568d9d5d0_0 .var "io_write_enable_comb", 0 0;
v0x555568d99c30_0 .var "write_data_comb", 31 0;
v0x555568d9ab50_0 .var "write_mask_comb", 31 0;
E_0x555568dbe480/0 .event anyedge, v0x55556859f480_0, v0x555568db07a0_0, v0x5555685a9db0_0, v0x555568453900_0;
E_0x555568dbe480/1 .event anyedge, v0x5555685a64a0_0, v0x555568453a80_0, v0x555568d9d5d0_0, v0x5555688d52a0_0;
E_0x555568dbe480/2 .event anyedge, v0x555568da6190_0, v0x5555684f16e0_0;
E_0x555568dbe480 .event/or E_0x555568dbe480/0, E_0x555568dbe480/1, E_0x555568dbe480/2;
S_0x555568d2a060 .scope begin, "proc_dump_vcd" "proc_dump_vcd" 11 32, 11 32 0, S_0x555568cbdf10;
 .timescale 0 0;
S_0x555568d27e40 .scope module, "scoreboard" "scoreboard" 11 90, 31 1 0, S_0x555568cbdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /INPUT 32 "o_io_ledr";
    .port_info 4 /INPUT 32 "o_io_ledg";
    .port_info 5 /INPUT 7 "o_io_hex0";
    .port_info 6 /INPUT 7 "o_io_hex1";
    .port_info 7 /INPUT 7 "o_io_hex2";
    .port_info 8 /INPUT 7 "o_io_hex3";
    .port_info 9 /INPUT 7 "o_io_hex4";
    .port_info 10 /INPUT 7 "o_io_hex5";
    .port_info 11 /INPUT 7 "o_io_hex6";
    .port_info 12 /INPUT 7 "o_io_hex7";
    .port_info 13 /INPUT 32 "o_io_lcd";
    .port_info 14 /INPUT 1 "o_ctrl";
    .port_info 15 /INPUT 1 "o_mispred";
    .port_info 16 /INPUT 32 "o_pc_debug";
    .port_info 17 /INPUT 1 "o_insn_vld";
v0x5555684ee1d0_0 .net "i_clk", 0 0, v0x555568d27610_0;  alias, 1 drivers
v0x555568d276b0_0 .net "i_io_sw", 31 0, L_0x7f38a6a73ba8;  alias, 1 drivers
v0x555568d24560_0 .net "i_reset", 0 0, v0x555568d13f40_0;  alias, 1 drivers
v0x555568d24600_0 .var/real "num_ctrl", 0 0;
v0x555568d23d30_0 .var/real "num_cycle", 0 0;
v0x555568d23dd0_0 .var/real "num_insn", 0 0;
v0x555568d227d0_0 .var/real "num_mispred", 0 0;
v0x555568d22890_0 .net "o_ctrl", 0 0, L_0x55556911eab0;  alias, 1 drivers
v0x555568d21fa0_0 .net "o_insn_vld", 0 0, L_0x55556911e950;  alias, 1 drivers
v0x555568d22040_0 .net "o_io_hex0", 6 0, L_0x55556911d860;  alias, 1 drivers
v0x555568d20190_0 .net "o_io_hex1", 6 0, L_0x55556911d990;  alias, 1 drivers
v0x555568d20230_0 .net "o_io_hex2", 6 0, L_0x55556911dac0;  alias, 1 drivers
v0x555568d1f9a0_0 .net "o_io_hex3", 6 0, L_0x55556911dc80;  alias, 1 drivers
v0x555568d1fa60_0 .net "o_io_hex4", 6 0, L_0x55556911de40;  alias, 1 drivers
v0x555568d209c0_0 .net "o_io_hex5", 6 0, L_0x55556911df70;  alias, 1 drivers
v0x555568d20ab0_0 .net "o_io_hex6", 6 0, L_0x55556911e140;  alias, 1 drivers
v0x555568d1e040_0 .net "o_io_hex7", 6 0, L_0x55556911e270;  alias, 1 drivers
v0x555568d1e130_0 .net "o_io_lcd", 31 0, L_0x55556911d710;  alias, 1 drivers
v0x555568d1d850_0 .net "o_io_ledg", 31 0, L_0x55556911d610;  alias, 1 drivers
v0x555568d1d940_0 .net "o_io_ledr", 31 0, L_0x55556911d510;  alias, 1 drivers
v0x555568d1e870_0 .net "o_mispred", 0 0, L_0x55556911eb20;  alias, 1 drivers
v0x555568d1e910_0 .net "o_pc_debug", 31 0, L_0x55556911e610;  alias, 1 drivers
E_0x555568dcd7c0 .event negedge, v0x555568408980_0;
S_0x5555684ee040 .scope begin, "counters" "counters" 31 39, 31 39 0, S_0x555568d27e40;
 .timescale 0 0;
S_0x555568d261d0 .scope begin, "debug" "debug" 31 55, 31 55 0, S_0x555568d27e40;
 .timescale 0 0;
S_0x555568d259a0 .scope begin, "result" "result" 31 62, 31 62 0, S_0x555568d27e40;
 .timescale 0 0;
S_0x555568f8f280 .scope module, "wrapper" "wrapper" 32 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 10 "SW";
    .port_info 2 /INPUT 4 "KEY";
    .port_info 3 /OUTPUT 10 "LEDR";
    .port_info 4 /OUTPUT 7 "HEX0";
    .port_info 5 /OUTPUT 7 "HEX1";
    .port_info 6 /OUTPUT 7 "HEX2";
    .port_info 7 /OUTPUT 7 "HEX3";
    .port_info 8 /OUTPUT 7 "HEX4";
    .port_info 9 /OUTPUT 7 "HEX5";
o0x7f38a6ad4ff8 .functor BUFZ 4, c4<zzzz>; HiZ drive
L_0x5555691bf4e0 .functor NOT 4, o0x7f38a6ad4ff8, C4<0000>, C4<0000>, C4<0000>;
o0x7f38a6ad4f08 .functor BUFZ 1, c4<z>; HiZ drive
v0x555569069b20_0 .net "CLOCK_50", 0 0, o0x7f38a6ad4f08;  0 drivers
v0x555569069bc0_0 .net "HEX0", 6 0, L_0x5555691bddf0;  1 drivers
v0x555569069c60_0 .net "HEX1", 6 0, L_0x5555691bdee0;  1 drivers
v0x555569069d50_0 .net "HEX2", 6 0, L_0x5555691bdf80;  1 drivers
v0x555569069e60_0 .net "HEX3", 6 0, L_0x5555691be0b0;  1 drivers
v0x555569069fc0_0 .net "HEX4", 6 0, L_0x5555691be1e0;  1 drivers
v0x55556906a0d0_0 .net "HEX5", 6 0, L_0x5555691be280;  1 drivers
v0x55556906a1e0_0 .net "KEY", 3 0, o0x7f38a6ad4ff8;  0 drivers
v0x55556906a2c0_0 .var "LEDR", 9 0;
o0x7f38a6ad5058 .functor BUFZ 10, c4<zzzzzzzzzz>; HiZ drive
v0x55556906a430_0 .net "SW", 9 0, o0x7f38a6ad5058;  0 drivers
L_0x7f38a6a75540 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556906a510_0 .net/2u *"_ivl_2", 17 0, L_0x7f38a6a75540;  1 drivers
v0x55556906a5f0_0 .net *"_ivl_4", 3 0, L_0x5555691bf4e0;  1 drivers
v0x55556906a6d0_0 .net "clk_25", 0 0, v0x555569069a20_0;  1 drivers
v0x55556906a770_0 .net "hex6_nc", 6 0, L_0x5555691be3c0;  1 drivers
v0x55556906a830_0 .net "hex7_nc", 6 0, L_0x5555691be460;  1 drivers
v0x55556906a940_0 .net "insn_vld", 0 0, L_0x5555691bebf0;  1 drivers
v0x55556906a9e0_0 .net "ledr32", 31 0, L_0x5555691bdb60;  1 drivers
v0x55556906aad0_0 .net "reset_n", 0 0, L_0x55556911f060;  1 drivers
v0x55556906ab70_0 .net "unused_ctrl", 0 0, L_0x5555691beda0;  1 drivers
v0x55556906ac10_0 .net "unused_halt", 0 0, L_0x5555691bf390;  1 drivers
v0x55556906acb0_0 .net "unused_lcd", 31 0, L_0x5555691bdce0;  1 drivers
v0x55556906ada0_0 .net "unused_ledg", 31 0, L_0x5555691bdc20;  1 drivers
v0x55556906ae90_0 .net "unused_mispred", 0 0, L_0x5555691bef00;  1 drivers
L_0x7f38a6a754f8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55556906af30_0 .net "unused_model_id", 3 0, L_0x7f38a6a754f8;  1 drivers
v0x55556906afd0_0 .net "unused_pc_debug", 31 0, L_0x5555691be860;  1 drivers
v0x55556906b090_0 .net "unused_pc_frontend", 31 0, L_0x5555691bdaf0;  1 drivers
E_0x555568b8e6f0 .event anyedge, v0x555569060480_0, v0x555569067a90_0;
L_0x55556911f060 .part o0x7f38a6ad4ff8, 0, 1;
L_0x5555691bf5a0 .concat [ 10 4 18 0], o0x7f38a6ad5058, L_0x5555691bf4e0, L_0x7f38a6a75540;
S_0x555568d12130 .scope module, "dut" "pipelined" 32 42, 13 4 0, S_0x555568f8f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "o_io_ledr";
    .port_info 4 /OUTPUT 32 "o_io_ledg";
    .port_info 5 /OUTPUT 7 "o_io_hex0";
    .port_info 6 /OUTPUT 7 "o_io_hex1";
    .port_info 7 /OUTPUT 7 "o_io_hex2";
    .port_info 8 /OUTPUT 7 "o_io_hex3";
    .port_info 9 /OUTPUT 7 "o_io_hex4";
    .port_info 10 /OUTPUT 7 "o_io_hex5";
    .port_info 11 /OUTPUT 7 "o_io_hex6";
    .port_info 12 /OUTPUT 7 "o_io_hex7";
    .port_info 13 /OUTPUT 32 "o_io_lcd";
    .port_info 14 /OUTPUT 32 "o_pc_frontend";
    .port_info 15 /OUTPUT 32 "o_pc_debug";
    .port_info 16 /OUTPUT 1 "o_insn_vld";
    .port_info 17 /OUTPUT 1 "o_ctrl";
    .port_info 18 /OUTPUT 1 "o_mispred";
    .port_info 19 /OUTPUT 1 "o_halt";
    .port_info 20 /OUTPUT 4 "o_model_id";
L_0x555569133210 .functor OR 1, L_0x55556911f2f0, v0x555569068f20_0, C4<0>, C4<0>;
L_0x555569133370 .functor AND 1, L_0x555569167b10, L_0x555569133280, C4<1>, C4<1>;
L_0x555569133520 .functor AND 1, L_0x555569168160, L_0x555569133480, C4<1>, C4<1>;
L_0x555569133970 .functor OR 1, L_0x55556911f400, v0x555569068f20_0, C4<0>, C4<0>;
L_0x7f38a6a73bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555569133b00 .functor OR 1, L_0x555569167b10, L_0x7f38a6a73bf0, C4<0>, C4<0>;
L_0x555569133c10 .functor AND 1, L_0x555569133b00, L_0x555569133b70, C4<1>, C4<1>;
L_0x5555691bb5b0 .functor OR 1, v0x555568eafc40_0, v0x555568ead120_0, C4<0>, C4<0>;
L_0x5555691bdaf0 .functor BUFZ 32, L_0x555569133130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691be860 .functor BUFZ 32, v0x555568e8baf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691bea50 .functor AND 1, v0x555568e8f520_0, L_0x5555691be920, C4<1>, C4<1>;
L_0x5555691bebf0 .functor AND 1, L_0x5555691bea50, L_0x5555691beb50, C4<1>, C4<1>;
L_0x5555691beda0 .functor AND 1, v0x555568e8e570_0, L_0x5555691becb0, C4<1>, C4<1>;
L_0x5555691bef70 .functor AND 1, v0x555568e8e570_0, v0x555568e8f520_0, C4<1>, C4<1>;
L_0x5555691befe0 .functor AND 1, L_0x5555691bef70, v0x555568e8f460_0, C4<1>, C4<1>;
L_0x5555691bef00 .functor AND 1, L_0x5555691befe0, L_0x5555691bf0f0, C4<1>, C4<1>;
L_0x5555691bf390 .functor BUFZ 1, v0x555569068f20_0, C4<0>, C4<0>, C4<0>;
v0x555569061400_0 .net *"_ivl_15", 0 0, L_0x555569133b00;  1 drivers
v0x5555690614e0_0 .net *"_ivl_17", 0 0, L_0x555569133b70;  1 drivers
v0x5555690615a0_0 .net *"_ivl_41", 0 0, L_0x5555691be920;  1 drivers
v0x555569061640_0 .net *"_ivl_43", 0 0, L_0x5555691bea50;  1 drivers
v0x555569061700_0 .net *"_ivl_45", 0 0, L_0x5555691beb50;  1 drivers
v0x5555690617c0_0 .net *"_ivl_49", 0 0, L_0x5555691becb0;  1 drivers
v0x555569061880_0 .net *"_ivl_5", 0 0, L_0x555569133280;  1 drivers
v0x555569061940_0 .net *"_ivl_53", 0 0, L_0x5555691bef70;  1 drivers
v0x555569061a00_0 .net *"_ivl_55", 0 0, L_0x5555691befe0;  1 drivers
v0x555569061b50_0 .net *"_ivl_57", 0 0, L_0x5555691bf0f0;  1 drivers
v0x555569061c10_0 .net *"_ivl_9", 0 0, L_0x555569133480;  1 drivers
v0x555569061cd0_0 .net "byte_offset", 1 0, L_0x5555691be320;  1 drivers
v0x555569061db0_0 .var "commit_count", 31 0;
v0x555569061e90_0 .var "cycle_count", 31 0;
v0x555569061f70_0 .net "ex_alu_result", 31 0, L_0x5555691bb470;  1 drivers
v0x555569062030_0 .net "ex_mem_alu_result", 31 0, v0x555568d0b780_0;  1 drivers
v0x5555690620f0_0 .net "ex_mem_ctrl_bubble", 0 0, v0x555568d0b860_0;  1 drivers
v0x555569062190_0 .net "ex_mem_ctrl_funct3", 2 0, v0x555568d0c7a0_0;  1 drivers
v0x555569062250_0 .net "ex_mem_ctrl_is_control", 0 0, v0x555568d0c880_0;  1 drivers
v0x5555690622f0_0 .net "ex_mem_ctrl_kill", 0 0, v0x555568d09e20_0;  1 drivers
v0x555569062420_0 .net "ex_mem_ctrl_mem_read", 0 0, v0x555568d09ee0_0;  1 drivers
v0x555569062550_0 .net "ex_mem_ctrl_mem_write", 0 0, v0x555568d09630_0;  1 drivers
v0x555569062680_0 .net "ex_mem_ctrl_mispred", 0 0, v0x555568d096f0_0;  1 drivers
v0x555569062720_0 .net "ex_mem_ctrl_valid", 0 0, v0x555568d0a650_0;  1 drivers
v0x5555690627c0_0 .net "ex_mem_ctrl_wb_en", 0 0, v0x555568d0a710_0;  1 drivers
v0x555569062860_0 .net "ex_mem_pc", 31 0, v0x555568d08430_0;  1 drivers
v0x555569062920_0 .net "ex_mem_rd", 4 0, v0x555568d08510_0;  1 drivers
v0x555569062a70_0 .net "ex_mem_store_data", 31 0, v0x555568d07c00_0;  1 drivers
v0x555569062b30_0 .net "ex_store_data", 31 0, L_0x5555691bb400;  1 drivers
v0x555569062bf0_0 .net "fu_forward_a_sel", 1 0, v0x555568cfcb20_0;  1 drivers
v0x555569062cb0_0 .net "fu_forward_b_sel", 1 0, v0x555568cfa0e0_0;  1 drivers
v0x555569062dc0_0 .net "fu_forward_id_a_sel", 1 0, v0x555568cfa1c0_0;  1 drivers
v0x555569062ed0_0 .net "fu_forward_id_b_sel", 1 0, v0x555568cf98f0_0;  1 drivers
v0x555569062fe0_0 .net "hu_flush_id_ex", 0 0, L_0x55556911f470;  1 drivers
v0x555569063080_0 .net "hu_flush_if_id", 0 0, L_0x7f38a6a73bf0;  1 drivers
v0x555569063120_0 .net "hu_stall_id", 0 0, L_0x55556911f400;  1 drivers
v0x555569063210_0 .net "hu_stall_if", 0 0, L_0x55556911f2f0;  1 drivers
v0x5555690632b0_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555569063350_0 .net "i_io_sw", 31 0, L_0x5555691bf5a0;  1 drivers
v0x555569063440_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x5555690634e0_0 .net "id_btb_update", 0 0, L_0x555569168160;  1 drivers
v0x555569063580_0 .net "id_btb_update_pc", 31 0, L_0x555569168290;  1 drivers
v0x555569063670_0 .net "id_btb_update_target", 31 0, L_0x555569168390;  1 drivers
v0x555569063760_0 .net "id_ctrl_alu_op", 3 0, v0x55556900a6f0_0;  1 drivers
v0x5555690638b0_0 .net "id_ctrl_branch", 0 0, L_0x555569168b60;  1 drivers
v0x555569063950_0 .net "id_ctrl_bubble", 0 0, L_0x555569168670;  1 drivers
v0x555569063a40_0 .net "id_ctrl_funct3", 2 0, L_0x555569169150;  1 drivers
v0x555569063b50_0 .net "id_ctrl_jump", 0 0, L_0x555569168c00;  1 drivers
v0x555569063c40_0 .net "id_ctrl_kill", 0 0, L_0x5555691689b0;  1 drivers
v0x555569063d30_0 .net "id_ctrl_mem_read", 0 0, L_0x555569169060;  1 drivers
v0x555569063e20_0 .net "id_ctrl_mem_write", 0 0, L_0x55556914f300;  1 drivers
v0x555569063f50_0 .net "id_ctrl_mispred", 0 0, L_0x5555691687f0;  1 drivers
v0x555569063ff0_0 .net "id_ctrl_op_a_sel", 1 0, L_0x55556914fec0;  1 drivers
v0x555569064140_0 .net "id_ctrl_op_b_sel", 0 0, L_0x55556914f8b0;  1 drivers
v0x555569064270_0 .net "id_ctrl_valid", 0 0, L_0x555569152010;  1 drivers
v0x555569064310_0 .net "id_ctrl_wb_en", 0 0, L_0x55556914f1f0;  1 drivers
v0x555569064440_0 .net "id_ex_ctrl_alu_op", 3 0, v0x555568eaa300_0;  1 drivers
v0x555569064500_0 .net "id_ex_ctrl_branch", 0 0, v0x555568eafc40_0;  1 drivers
v0x5555690645a0_0 .net "id_ex_ctrl_bubble", 0 0, v0x555568eafd00_0;  1 drivers
v0x555569064640_0 .net "id_ex_ctrl_funct3", 2 0, v0x555568ead080_0;  1 drivers
v0x5555690646e0_0 .net "id_ex_ctrl_jump", 0 0, v0x555568ead120_0;  1 drivers
v0x555569064780_0 .net "id_ex_ctrl_kill", 0 0, v0x555568eb0230_0;  1 drivers
v0x555569064870_0 .net "id_ex_ctrl_mem_read", 0 0, v0x555568eb02d0_0;  1 drivers
v0x555569064910_0 .net "id_ex_ctrl_mem_write", 0 0, v0x555568eb1120_0;  1 drivers
v0x555569064a00_0 .net "id_ex_ctrl_mispred", 0 0, v0x555568eb11c0_0;  1 drivers
v0x555569064f00_0 .net "id_ex_ctrl_op_a_sel", 1 0, v0x5555685a1da0_0;  1 drivers
v0x555569064ff0_0 .net "id_ex_ctrl_op_b_sel", 0 0, v0x5555685a1e40_0;  1 drivers
v0x5555690650e0_0 .net "id_ex_ctrl_valid", 0 0, v0x5555685a1f00_0;  1 drivers
v0x5555690651d0_0 .net "id_ex_ctrl_wb_en", 0 0, v0x5555685a1fa0_0;  1 drivers
v0x555569065270_0 .net "id_ex_imm", 31 0, v0x555568ead710_0;  1 drivers
v0x555569065360_0 .net "id_ex_pc", 31 0, v0x555568ead7b0_0;  1 drivers
v0x555569065400_0 .net "id_ex_rd", 4 0, v0x555568eae740_0;  1 drivers
v0x5555690654a0_0 .net "id_ex_rs1", 4 0, v0x555568eae7e0_0;  1 drivers
v0x555569065590_0 .net "id_ex_rs1_val", 31 0, v0x555568eaabf0_0;  1 drivers
v0x555569065680_0 .net "id_ex_rs2", 4 0, v0x555568eaacb0_0;  1 drivers
v0x555569065770_0 .net "id_ex_rs2_val", 31 0, v0x555568eabc20_0;  1 drivers
v0x555569065860_0 .net "id_imm", 31 0, L_0x555569168600;  1 drivers
v0x555569065950_0 .net "id_is_branch", 0 0, L_0x555569169840;  1 drivers
v0x555569065a40_0 .net "id_is_jump", 0 0, L_0x55556916a5a0;  1 drivers
v0x555569065b30_0 .net "id_pc", 31 0, L_0x555569168220;  1 drivers
v0x555569065c20_0 .net "id_rd", 4 0, L_0x5555691688a0;  1 drivers
v0x555569065d10_0 .net "id_redirect_pc", 31 0, v0x555569037250_0;  1 drivers
v0x555569065e00_0 .net "id_redirect_valid", 0 0, L_0x555569167b10;  1 drivers
v0x555569065ea0_0 .net "id_rs1", 4 0, L_0x555569168710;  1 drivers
v0x555569065fd0_0 .net "id_rs1_val", 31 0, L_0x555569168400;  1 drivers
v0x555569066070_0 .net "id_rs2", 4 0, L_0x555569168780;  1 drivers
v0x5555690661a0_0 .net "id_rs2_val", 31 0, L_0x555569168500;  1 drivers
v0x555569066240_0 .net "id_use_rs1", 0 0, L_0x555569169730;  1 drivers
v0x555569066330_0 .net "id_use_rs2", 0 0, L_0x555569169f60;  1 drivers
v0x555569066420_0 .net "if_id_bubble", 0 0, v0x555568ea60e0_0;  1 drivers
v0x5555690664c0_0 .net "if_id_instr", 31 0, v0x555568ea61a0_0;  1 drivers
v0x5555690665f0_0 .net "if_id_kill", 0 0, v0x555568ea26d0_0;  1 drivers
v0x555569066690_0 .net "if_id_pc", 31 0, v0x555568ea2790_0;  1 drivers
v0x555569066730_0 .net "if_id_pred_taken", 0 0, v0x555568ea3700_0;  1 drivers
v0x555569066820_0 .net "if_id_valid", 0 0, v0x555568ea37c0_0;  1 drivers
v0x5555690668c0_0 .net "if_imem_addr", 31 0, L_0x5555691330c0;  1 drivers
v0x5555690669b0_0 .net "if_instr", 31 0, L_0x5555691bf750;  1 drivers
v0x555569066ac0_0 .net "if_pc", 31 0, L_0x555569133130;  1 drivers
v0x555569066bd0_0 .net "if_pred_taken", 0 0, L_0x5555691331a0;  1 drivers
v0x555569066cc0_0 .net "imem_rdata", 31 0, L_0x5555691338b0;  1 drivers
v0x555569066dd0_0 .net "mem_dmem_rdata", 31 0, v0x55556905fae0_0;  1 drivers
v0x555569066e90_0 .net "mem_io_rdata", 31 0, v0x555569060560_0;  1 drivers
v0x555569066f30_0 .var "mem_rdata_muxed", 31 0;
v0x555569066fd0_0 .net "mem_stall_req", 0 0, v0x555569060640_0;  1 drivers
v0x555569067100_0 .net "mem_wb_alu_result", 31 0, v0x555568e8e070_0;  1 drivers
v0x5555690671a0_0 .net "mem_wb_ctrl_bubble", 0 0, v0x555568e8b3c0_0;  1 drivers
v0x555569067240_0 .net "mem_wb_ctrl_funct3", 2 0, v0x555568e8b460_0;  1 drivers
v0x5555690672e0_0 .net "mem_wb_ctrl_is_control", 0 0, v0x555568e8e570_0;  1 drivers
v0x555569067380_0 .net "mem_wb_ctrl_mem_read", 0 0, v0x555568e8e630_0;  1 drivers
v0x555569067420_0 .net "mem_wb_ctrl_mispred", 0 0, v0x555568e8f460_0;  1 drivers
v0x5555690674c0_0 .net "mem_wb_ctrl_valid", 0 0, v0x555568e8f520_0;  1 drivers
v0x5555690675b0_0 .net "mem_wb_ctrl_wb_en", 0 0, v0x555568e8ba50_0;  1 drivers
v0x5555690676e0_0 .net "mem_wb_pc", 31 0, v0x555568e8baf0_0;  1 drivers
v0x555569067780_0 .net "mem_wb_rd", 4 0, v0x555568e8ca80_0;  1 drivers
v0x5555690678b0_0 .net "mem_wb_rdata", 31 0, v0x555568e8cb40_0;  1 drivers
v0x555569067950_0 .net "o_ctrl", 0 0, L_0x5555691beda0;  alias, 1 drivers
v0x5555690679f0_0 .net "o_halt", 0 0, L_0x5555691bf390;  alias, 1 drivers
v0x555569067a90_0 .net "o_insn_vld", 0 0, L_0x5555691bebf0;  alias, 1 drivers
v0x555569067b30_0 .net "o_io_hex0", 6 0, L_0x5555691bddf0;  alias, 1 drivers
v0x555569067bf0_0 .net "o_io_hex1", 6 0, L_0x5555691bdee0;  alias, 1 drivers
v0x555569067c90_0 .net "o_io_hex2", 6 0, L_0x5555691bdf80;  alias, 1 drivers
v0x555569067d30_0 .net "o_io_hex3", 6 0, L_0x5555691be0b0;  alias, 1 drivers
v0x555569067dd0_0 .net "o_io_hex4", 6 0, L_0x5555691be1e0;  alias, 1 drivers
v0x555569067e70_0 .net "o_io_hex5", 6 0, L_0x5555691be280;  alias, 1 drivers
v0x555569067f10_0 .net "o_io_hex6", 6 0, L_0x5555691be3c0;  alias, 1 drivers
v0x555569067fb0_0 .net "o_io_hex7", 6 0, L_0x5555691be460;  alias, 1 drivers
v0x555569068050_0 .net "o_io_lcd", 31 0, L_0x5555691bdce0;  alias, 1 drivers
v0x5555690680f0_0 .net "o_io_ledg", 31 0, L_0x5555691bdc20;  alias, 1 drivers
v0x555569068190_0 .net "o_io_ledr", 31 0, L_0x5555691bdb60;  alias, 1 drivers
v0x555569068a40_0 .net "o_mispred", 0 0, L_0x5555691bef00;  alias, 1 drivers
v0x555569068ae0_0 .net "o_model_id", 3 0, L_0x7f38a6a754f8;  alias, 1 drivers
v0x555569068b80_0 .net "o_pc_debug", 31 0, L_0x5555691be860;  alias, 1 drivers
v0x555569068c20_0 .net "o_pc_frontend", 31 0, L_0x5555691bdaf0;  alias, 1 drivers
v0x555569068cc0_0 .var "prev_id_ctrl_valid", 0 0;
v0x555569068d80_0 .var "prev_id_pc", 31 0;
v0x555569068e60_0 .var "prev_stall_id", 0 0;
v0x555569068f20_0 .var "r_halt", 0 0;
v0x555569068fe0_0 .var "r_halt_prev", 0 0;
v0x5555690690a0_0 .var "wb_load_data", 31 0;
v0x555569069180_0 .net "wb_write_data", 31 0, L_0x5555691be5b0;  1 drivers
E_0x555568f25e00 .event anyedge, v0x555568e8cb40_0, v0x555568e8b460_0, v0x555569061cd0_0;
E_0x555568ca1260 .event anyedge, v0x555568d0b780_0, v0x555569060560_0, v0x55556905fae0_0;
L_0x555569133280 .reduce/nor v0x555569068f20_0;
L_0x555569133480 .reduce/nor v0x555569068f20_0;
L_0x555569133b70 .reduce/nor v0x555569068f20_0;
L_0x5555691be320 .part v0x555568e8e070_0, 0, 2;
L_0x5555691be5b0 .functor MUXZ 32, v0x555568e8e070_0, v0x5555690690a0_0, v0x555568e8e630_0, C4<>;
L_0x5555691be920 .reduce/nor v0x555568e8b3c0_0;
L_0x5555691beb50 .reduce/nor v0x555569068f20_0;
L_0x5555691becb0 .reduce/nor v0x555569068f20_0;
L_0x5555691bf0f0 .reduce/nor v0x555569068f20_0;
S_0x5555685a90c0 .scope module, "u_ex_mem_reg" "ex_mem_reg" 13 388, 14 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_store_data";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_kill";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mem_write";
    .port_info 13 /INPUT 1 "i_ctrl_wb_en";
    .port_info 14 /INPUT 1 "i_ctrl_mispred";
    .port_info 15 /INPUT 1 "i_ctrl_is_control";
    .port_info 16 /INPUT 3 "i_ctrl_funct3";
    .port_info 17 /OUTPUT 32 "o_pc";
    .port_info 18 /OUTPUT 32 "o_alu_result";
    .port_info 19 /OUTPUT 32 "o_store_data";
    .port_info 20 /OUTPUT 5 "o_rd";
    .port_info 21 /OUTPUT 1 "o_ctrl_valid";
    .port_info 22 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 23 /OUTPUT 1 "o_ctrl_kill";
    .port_info 24 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 26 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 27 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 28 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 29 /OUTPUT 3 "o_ctrl_funct3";
v0x55556859cbb0_0 .net "i_alu_result", 31 0, L_0x5555691bb470;  alias, 1 drivers
v0x555568d14020_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555568d11940_0 .net "i_ctrl_bubble", 0 0, v0x555568eafd00_0;  alias, 1 drivers
v0x555568d11a00_0 .net "i_ctrl_funct3", 2 0, v0x555568ead080_0;  alias, 1 drivers
v0x555568d12960_0 .net "i_ctrl_is_control", 0 0, L_0x5555691bb5b0;  1 drivers
v0x555568d12a70_0 .net "i_ctrl_kill", 0 0, v0x555568eb0230_0;  alias, 1 drivers
v0x555568d0ffe0_0 .net "i_ctrl_mem_read", 0 0, v0x555568eb02d0_0;  alias, 1 drivers
v0x555568d100a0_0 .net "i_ctrl_mem_write", 0 0, v0x555568eb1120_0;  alias, 1 drivers
v0x555568d0f7f0_0 .net "i_ctrl_mispred", 0 0, v0x555568eb11c0_0;  alias, 1 drivers
v0x555568d0f8b0_0 .net "i_ctrl_valid", 0 0, v0x5555685a1f00_0;  alias, 1 drivers
v0x555568d10810_0 .net "i_ctrl_wb_en", 0 0, v0x5555685a1fa0_0;  alias, 1 drivers
L_0x7f38a6a75108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568d108d0_0 .net "i_flush", 0 0, L_0x7f38a6a75108;  1 drivers
v0x555568d0e5b0_0 .net "i_pc", 31 0, v0x555568ead7b0_0;  alias, 1 drivers
v0x555568d0e690_0 .net "i_rd", 4 0, v0x555568eae740_0;  alias, 1 drivers
v0x555568d0dd80_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x555568d0de40_0 .net "i_stall", 0 0, v0x555569060640_0;  alias, 1 drivers
v0x555568d0bf70_0 .net "i_store_data", 31 0, L_0x5555691bb400;  alias, 1 drivers
v0x555568d0b780_0 .var "o_alu_result", 31 0;
v0x555568d0b860_0 .var "o_ctrl_bubble", 0 0;
v0x555568d0c7a0_0 .var "o_ctrl_funct3", 2 0;
v0x555568d0c880_0 .var "o_ctrl_is_control", 0 0;
v0x555568d09e20_0 .var "o_ctrl_kill", 0 0;
v0x555568d09ee0_0 .var "o_ctrl_mem_read", 0 0;
v0x555568d09630_0 .var "o_ctrl_mem_write", 0 0;
v0x555568d096f0_0 .var "o_ctrl_mispred", 0 0;
v0x555568d0a650_0 .var "o_ctrl_valid", 0 0;
v0x555568d0a710_0 .var "o_ctrl_wb_en", 0 0;
v0x555568d08430_0 .var "o_pc", 31 0;
v0x555568d08510_0 .var "o_rd", 4 0;
v0x555568d07c00_0 .var "o_store_data", 31 0;
E_0x555568d16a90 .event posedge, v0x555568d14020_0;
S_0x555568d05f90 .scope module, "u_forwarding_unit" "forwarding_unit" 13 194, 15 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_id_ex_rs1";
    .port_info 1 /INPUT 5 "i_id_ex_rs2";
    .port_info 2 /INPUT 5 "i_id_rs1";
    .port_info 3 /INPUT 5 "i_id_rs2";
    .port_info 4 /INPUT 5 "i_ex_mem_rd";
    .port_info 5 /INPUT 1 "i_ex_mem_reg_write";
    .port_info 6 /INPUT 1 "i_ex_mem_valid";
    .port_info 7 /INPUT 1 "i_ex_mem_bubble";
    .port_info 8 /INPUT 1 "i_ex_mem_kill";
    .port_info 9 /INPUT 5 "i_mem_wb_rd";
    .port_info 10 /INPUT 1 "i_mem_wb_reg_write";
    .port_info 11 /INPUT 1 "i_mem_wb_valid";
    .port_info 12 /INPUT 1 "i_mem_wb_bubble";
    .port_info 13 /OUTPUT 2 "o_forward_a_sel";
    .port_info 14 /OUTPUT 2 "o_forward_b_sel";
    .port_info 15 /OUTPUT 2 "o_forward_id_a_sel";
    .port_info 16 /OUTPUT 2 "o_forward_id_b_sel";
L_0x55556911f610 .functor AND 1, v0x555568d0a650_0, L_0x55556911f570, C4<1>, C4<1>;
L_0x55556911f720 .functor AND 1, L_0x55556911f610, L_0x55556911f680, C4<1>, C4<1>;
L_0x55556911f830 .functor AND 1, L_0x55556911f720, v0x555568d0a710_0, C4<1>, C4<1>;
L_0x55556911fa20 .functor AND 1, L_0x55556911f830, L_0x55556911f980, C4<1>, C4<1>;
L_0x55556911fbd0 .functor AND 1, v0x555568e8f520_0, L_0x55556911fb30, C4<1>, C4<1>;
L_0x55556911fc90 .functor AND 1, L_0x55556911fbd0, v0x555568e8ba50_0, C4<1>, C4<1>;
L_0x55556911fe40 .functor AND 1, L_0x55556911fc90, L_0x55556911fd50, C4<1>, C4<1>;
v0x55556859e700_0 .net *"_ivl_1", 0 0, L_0x55556911f570;  1 drivers
L_0x7f38a6a73c38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556859e7c0_0 .net/2u *"_ivl_10", 4 0, L_0x7f38a6a73c38;  1 drivers
v0x555568d07ce0_0 .net *"_ivl_12", 0 0, L_0x55556911f980;  1 drivers
v0x555568d04a30_0 .net *"_ivl_17", 0 0, L_0x55556911fb30;  1 drivers
v0x555568d04af0_0 .net *"_ivl_19", 0 0, L_0x55556911fbd0;  1 drivers
v0x555568d04200_0 .net *"_ivl_21", 0 0, L_0x55556911fc90;  1 drivers
L_0x7f38a6a73c80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555568d042c0_0 .net/2u *"_ivl_22", 4 0, L_0x7f38a6a73c80;  1 drivers
v0x555568d023f0_0 .net *"_ivl_24", 0 0, L_0x55556911fd50;  1 drivers
v0x555568d024b0_0 .net *"_ivl_3", 0 0, L_0x55556911f610;  1 drivers
v0x555568d01c00_0 .net *"_ivl_5", 0 0, L_0x55556911f680;  1 drivers
v0x555568d01cc0_0 .net *"_ivl_7", 0 0, L_0x55556911f720;  1 drivers
v0x555568d02c20_0 .net *"_ivl_9", 0 0, L_0x55556911f830;  1 drivers
v0x555568d02ce0_0 .net "can_fwd_ex_mem", 0 0, L_0x55556911fa20;  1 drivers
v0x555568d002a0_0 .net "can_fwd_mem_wb", 0 0, L_0x55556911fe40;  1 drivers
v0x555568d00360_0 .net "i_ex_mem_bubble", 0 0, v0x555568d0b860_0;  alias, 1 drivers
v0x555568cffab0_0 .net "i_ex_mem_kill", 0 0, v0x555568d09e20_0;  alias, 1 drivers
v0x555568cffb50_0 .net "i_ex_mem_rd", 4 0, v0x555568d08510_0;  alias, 1 drivers
v0x555568d00be0_0 .net "i_ex_mem_reg_write", 0 0, v0x555568d0a710_0;  alias, 1 drivers
v0x555568cfe870_0 .net "i_ex_mem_valid", 0 0, v0x555568d0a650_0;  alias, 1 drivers
v0x555568cfe910_0 .net "i_id_ex_rs1", 4 0, v0x555568eae7e0_0;  alias, 1 drivers
v0x555568cfe040_0 .net "i_id_ex_rs2", 4 0, v0x555568eaacb0_0;  alias, 1 drivers
v0x555568cfe120_0 .net "i_id_rs1", 4 0, L_0x555569168710;  alias, 1 drivers
v0x555568cfc230_0 .net "i_id_rs2", 4 0, L_0x555569168780;  alias, 1 drivers
v0x555568cfc310_0 .net "i_mem_wb_bubble", 0 0, v0x555568e8b3c0_0;  alias, 1 drivers
v0x555568cfba40_0 .net "i_mem_wb_rd", 4 0, v0x555568e8ca80_0;  alias, 1 drivers
v0x555568cfbb20_0 .net "i_mem_wb_reg_write", 0 0, v0x555568e8ba50_0;  alias, 1 drivers
v0x555568cfca60_0 .net "i_mem_wb_valid", 0 0, v0x555568e8f520_0;  alias, 1 drivers
v0x555568cfcb20_0 .var "o_forward_a_sel", 1 0;
v0x555568cfa0e0_0 .var "o_forward_b_sel", 1 0;
v0x555568cfa1c0_0 .var "o_forward_id_a_sel", 1 0;
v0x555568cf98f0_0 .var "o_forward_id_b_sel", 1 0;
E_0x555568d16940/0 .event anyedge, v0x555568d02ce0_0, v0x555568d08510_0, v0x555568cfc230_0, v0x555568d002a0_0;
E_0x555568d16940/1 .event anyedge, v0x555568cfba40_0;
E_0x555568d16940 .event/or E_0x555568d16940/0, E_0x555568d16940/1;
E_0x555568d22e80/0 .event anyedge, v0x555568d02ce0_0, v0x555568d08510_0, v0x555568cfe120_0, v0x555568d002a0_0;
E_0x555568d22e80/1 .event anyedge, v0x555568cfba40_0;
E_0x555568d22e80 .event/or E_0x555568d22e80/0, E_0x555568d22e80/1;
E_0x55556859e680/0 .event anyedge, v0x555568d02ce0_0, v0x555568d08510_0, v0x555568cfe040_0, v0x555568d002a0_0;
E_0x55556859e680/1 .event anyedge, v0x555568cfba40_0;
E_0x55556859e680 .event/or E_0x55556859e680/0, E_0x55556859e680/1;
E_0x55556859e6c0/0 .event anyedge, v0x555568d02ce0_0, v0x555568d08510_0, v0x555568cfe910_0, v0x555568d002a0_0;
E_0x55556859e6c0/1 .event anyedge, v0x555568cfba40_0;
E_0x55556859e6c0 .event/or E_0x55556859e6c0/0, E_0x55556859e6c0/1;
L_0x55556911f570 .reduce/nor v0x555568d0b860_0;
L_0x55556911f680 .reduce/nor v0x555568d09e20_0;
L_0x55556911f980 .cmp/ne 5, v0x555568d08510_0, L_0x7f38a6a73c38;
L_0x55556911fb30 .reduce/nor v0x555568e8b3c0_0;
L_0x55556911fd50 .cmp/ne 5, v0x555568e8ca80_0, L_0x7f38a6a73c80;
S_0x555568cfa910 .scope module, "u_hazard_unit" "hazard_unit" 13 172, 16 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_rs1";
    .port_info 1 /INPUT 5 "i_rs2";
    .port_info 2 /INPUT 1 "i_use_rs1";
    .port_info 3 /INPUT 1 "i_use_rs2";
    .port_info 4 /INPUT 1 "i_is_branch";
    .port_info 5 /INPUT 1 "i_is_jump";
    .port_info 6 /INPUT 5 "i_id_ex_rd";
    .port_info 7 /INPUT 1 "i_id_ex_mem_read";
    .port_info 8 /INPUT 1 "i_id_ex_reg_write";
    .port_info 9 /INPUT 5 "i_ex_mem_rd";
    .port_info 10 /INPUT 1 "i_ex_mem_mem_read";
    .port_info 11 /INPUT 1 "i_mem_stall_req";
    .port_info 12 /OUTPUT 1 "o_stall_if";
    .port_info 13 /OUTPUT 1 "o_stall_id";
    .port_info 14 /OUTPUT 1 "o_flush_id_ex";
    .port_info 15 /OUTPUT 1 "o_flush_if_id";
L_0x55556911f100 .functor OR 1, v0x555568ceffe0_0, v0x555568cf08d0_0, C4<0>, C4<0>;
L_0x55556911f170 .functor OR 1, L_0x55556911f100, v0x555568cf0810_0, C4<0>, C4<0>;
L_0x55556911f230 .functor OR 1, L_0x55556911f170, v0x555569060640_0, C4<0>, C4<0>;
L_0x55556911f2f0 .functor BUFZ 1, L_0x55556911f230, C4<0>, C4<0>, C4<0>;
L_0x55556911f400 .functor BUFZ 1, L_0x55556911f230, C4<0>, C4<0>, C4<0>;
L_0x55556911f470 .functor BUFZ 1, L_0x55556911f230, C4<0>, C4<0>, C4<0>;
v0x555568cf8760_0 .net *"_ivl_0", 0 0, L_0x55556911f100;  1 drivers
v0x555568cf8800_0 .net *"_ivl_2", 0 0, L_0x55556911f170;  1 drivers
v0x555568cf7f30_0 .net "i_ex_mem_mem_read", 0 0, v0x555568d09ee0_0;  alias, 1 drivers
v0x555568cf7fd0_0 .net "i_ex_mem_rd", 4 0, v0x555568d08510_0;  alias, 1 drivers
v0x555568cf69d0_0 .net "i_id_ex_mem_read", 0 0, v0x555568eb02d0_0;  alias, 1 drivers
v0x555568cf6ac0_0 .net "i_id_ex_rd", 4 0, v0x555568eae740_0;  alias, 1 drivers
v0x555568cf61a0_0 .net "i_id_ex_reg_write", 0 0, v0x5555685a1fa0_0;  alias, 1 drivers
v0x555568cf6240_0 .net "i_is_branch", 0 0, L_0x555569169840;  alias, 1 drivers
v0x555568cf4390_0 .net "i_is_jump", 0 0, L_0x55556916a5a0;  alias, 1 drivers
v0x555568cf4430_0 .net "i_mem_stall_req", 0 0, v0x555569060640_0;  alias, 1 drivers
v0x555568cf3ba0_0 .net "i_rs1", 4 0, L_0x555569168710;  alias, 1 drivers
v0x555568cf3c40_0 .net "i_rs2", 4 0, L_0x555569168780;  alias, 1 drivers
v0x555568cf4bc0_0 .net "i_use_rs1", 0 0, L_0x555569169730;  alias, 1 drivers
v0x555568cf4c60_0 .net "i_use_rs2", 0 0, L_0x555569169f60;  alias, 1 drivers
v0x555568cf2240_0 .net "o_flush_id_ex", 0 0, L_0x55556911f470;  alias, 1 drivers
v0x555568cf2300_0 .net "o_flush_if_id", 0 0, L_0x7f38a6a73bf0;  alias, 1 drivers
v0x555568cf1a50_0 .net "o_stall_id", 0 0, L_0x55556911f400;  alias, 1 drivers
v0x555568cf2a70_0 .net "o_stall_if", 0 0, L_0x55556911f2f0;  alias, 1 drivers
v0x555568cf2b30_0 .net "stall", 0 0, L_0x55556911f230;  1 drivers
v0x555568cf0810_0 .var "stall_branch_alu", 0 0;
v0x555568cf08d0_0 .var "stall_branch_load", 0 0;
v0x555568ceffe0_0 .var "stall_load_use", 0 0;
E_0x555568d314b0/0 .event anyedge, v0x555568cf6240_0, v0x555568cf4390_0, v0x555568d0ffe0_0, v0x555568d10810_0;
E_0x555568d314b0/1 .event anyedge, v0x555568d0e690_0, v0x555568cf4bc0_0, v0x555568cfe120_0, v0x555568cf4c60_0;
E_0x555568d314b0/2 .event anyedge, v0x555568cfc230_0;
E_0x555568d314b0 .event/or E_0x555568d314b0/0, E_0x555568d314b0/1, E_0x555568d314b0/2;
E_0x555568d2fb30/0 .event anyedge, v0x555568cf6240_0, v0x555568cf4390_0, v0x555568d09ee0_0, v0x555568d08510_0;
E_0x555568d2fb30/1 .event anyedge, v0x555568cf4bc0_0, v0x555568cfe120_0, v0x555568cf4c60_0, v0x555568cfc230_0;
E_0x555568d2fb30 .event/or E_0x555568d2fb30/0, E_0x555568d2fb30/1;
E_0x555568d2e100/0 .event anyedge, v0x555568d0ffe0_0, v0x555568d0e690_0, v0x555568cf4bc0_0, v0x555568cfe120_0;
E_0x555568d2e100/1 .event anyedge, v0x555568cf4c60_0, v0x555568cfc230_0;
E_0x555568d2e100 .event/or E_0x555568d2e100/0, E_0x555568d2e100/1;
S_0x555568cee1d0 .scope module, "u_id_ex_reg" "id_ex_reg" 13 318, 17 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_rs1_val";
    .port_info 6 /INPUT 32 "i_rs2_val";
    .port_info 7 /INPUT 32 "i_imm";
    .port_info 8 /INPUT 5 "i_rs1";
    .port_info 9 /INPUT 5 "i_rs2";
    .port_info 10 /INPUT 5 "i_rd";
    .port_info 11 /INPUT 1 "i_ctrl_valid";
    .port_info 12 /INPUT 1 "i_ctrl_bubble";
    .port_info 13 /INPUT 1 "i_ctrl_kill";
    .port_info 14 /INPUT 1 "i_ctrl_branch";
    .port_info 15 /INPUT 1 "i_ctrl_jump";
    .port_info 16 /INPUT 1 "i_ctrl_mem_read";
    .port_info 17 /INPUT 1 "i_ctrl_mem_write";
    .port_info 18 /INPUT 4 "i_ctrl_alu_op";
    .port_info 19 /INPUT 1 "i_ctrl_wb_en";
    .port_info 20 /INPUT 1 "i_ctrl_mispred";
    .port_info 21 /INPUT 3 "i_ctrl_funct3";
    .port_info 22 /INPUT 2 "i_ctrl_op_a_sel";
    .port_info 23 /INPUT 1 "i_ctrl_op_b_sel";
    .port_info 24 /OUTPUT 32 "o_pc";
    .port_info 25 /OUTPUT 32 "o_rs1_val";
    .port_info 26 /OUTPUT 32 "o_rs2_val";
    .port_info 27 /OUTPUT 32 "o_imm";
    .port_info 28 /OUTPUT 5 "o_rs1";
    .port_info 29 /OUTPUT 5 "o_rs2";
    .port_info 30 /OUTPUT 5 "o_rd";
    .port_info 31 /OUTPUT 1 "o_ctrl_valid";
    .port_info 32 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 33 /OUTPUT 1 "o_ctrl_kill";
    .port_info 34 /OUTPUT 1 "o_ctrl_branch";
    .port_info 35 /OUTPUT 1 "o_ctrl_jump";
    .port_info 36 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 37 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 38 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 39 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 40 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 41 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 42 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 43 /OUTPUT 1 "o_ctrl_op_b_sel";
v0x555568ced9e0_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555568ceda80_0 .net "i_ctrl_alu_op", 3 0, v0x55556900a6f0_0;  alias, 1 drivers
v0x555568ceea00_0 .net "i_ctrl_branch", 0 0, L_0x555569168b60;  alias, 1 drivers
v0x555568ceeaa0_0 .net "i_ctrl_bubble", 0 0, L_0x555569168670;  alias, 1 drivers
v0x555568cebed0_0 .net "i_ctrl_funct3", 2 0, L_0x555569169150;  alias, 1 drivers
v0x555568cebfb0_0 .net "i_ctrl_jump", 0 0, L_0x555569168c00;  alias, 1 drivers
v0x555568ceb780_0 .net "i_ctrl_kill", 0 0, L_0x5555691689b0;  alias, 1 drivers
v0x555568ceb840_0 .net "i_ctrl_mem_read", 0 0, L_0x555569169060;  alias, 1 drivers
v0x555568cec700_0 .net "i_ctrl_mem_write", 0 0, L_0x55556914f300;  alias, 1 drivers
v0x555568cec7c0_0 .net "i_ctrl_mispred", 0 0, L_0x5555691687f0;  alias, 1 drivers
v0x555568f84240_0 .net "i_ctrl_op_a_sel", 1 0, L_0x55556914fec0;  alias, 1 drivers
v0x555568f84320_0 .net "i_ctrl_op_b_sel", 0 0, L_0x55556914f8b0;  alias, 1 drivers
v0x555568f6b0c0_0 .net "i_ctrl_valid", 0 0, L_0x555569152010;  alias, 1 drivers
v0x555568f6b180_0 .net "i_ctrl_wb_en", 0 0, L_0x55556914f1f0;  alias, 1 drivers
v0x555568f6ace0_0 .net "i_flush", 0 0, L_0x55556911f470;  alias, 1 drivers
v0x555568f6ad80_0 .net "i_imm", 31 0, L_0x555569168600;  alias, 1 drivers
v0x555568f6a900_0 .net "i_pc", 31 0, L_0x555569168220;  alias, 1 drivers
v0x555568f0f340_0 .net "i_rd", 4 0, L_0x5555691688a0;  alias, 1 drivers
v0x555568f0f420_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x555568f0e700_0 .net "i_rs1", 4 0, L_0x555569168710;  alias, 1 drivers
v0x555568f0e7a0_0 .net "i_rs1_val", 31 0, L_0x555569168400;  alias, 1 drivers
v0x555568e63640_0 .net "i_rs2", 4 0, L_0x555569168780;  alias, 1 drivers
v0x555568e63700_0 .net "i_rs2_val", 31 0, L_0x555569168500;  alias, 1 drivers
L_0x7f38a6a74c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568eaa240_0 .net "i_stall", 0 0, L_0x7f38a6a74c88;  1 drivers
v0x555568eaa300_0 .var "o_ctrl_alu_op", 3 0;
v0x555568eafc40_0 .var "o_ctrl_branch", 0 0;
v0x555568eafd00_0 .var "o_ctrl_bubble", 0 0;
v0x555568ead080_0 .var "o_ctrl_funct3", 2 0;
v0x555568ead120_0 .var "o_ctrl_jump", 0 0;
v0x555568eb0230_0 .var "o_ctrl_kill", 0 0;
v0x555568eb02d0_0 .var "o_ctrl_mem_read", 0 0;
v0x555568eb1120_0 .var "o_ctrl_mem_write", 0 0;
v0x555568eb11c0_0 .var "o_ctrl_mispred", 0 0;
v0x5555685a1da0_0 .var "o_ctrl_op_a_sel", 1 0;
v0x5555685a1e40_0 .var "o_ctrl_op_b_sel", 0 0;
v0x5555685a1f00_0 .var "o_ctrl_valid", 0 0;
v0x5555685a1fa0_0 .var "o_ctrl_wb_en", 0 0;
v0x555568ead710_0 .var "o_imm", 31 0;
v0x555568ead7b0_0 .var "o_pc", 31 0;
v0x555568eae740_0 .var "o_rd", 4 0;
v0x555568eae7e0_0 .var "o_rs1", 4 0;
v0x555568eaabf0_0 .var "o_rs1_val", 31 0;
v0x555568eaacb0_0 .var "o_rs2", 4 0;
v0x555568eabc20_0 .var "o_rs2_val", 31 0;
S_0x555568ea8860 .scope module, "u_if_id_reg" "if_id_reg" 13 244, 18 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_valid";
    .port_info 7 /INPUT 1 "i_pred_taken";
    .port_info 8 /OUTPUT 32 "o_pc";
    .port_info 9 /OUTPUT 32 "o_instr";
    .port_info 10 /OUTPUT 1 "o_valid";
    .port_info 11 /OUTPUT 1 "o_pred_taken";
    .port_info 12 /OUTPUT 1 "o_bubble";
    .port_info 13 /OUTPUT 1 "o_kill";
v0x555568ea9610_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555568ea9700_0 .net "i_flush", 0 0, L_0x555569133c10;  1 drivers
v0x555568ea4c00_0 .net "i_instr", 31 0, L_0x5555691bf750;  alias, 1 drivers
v0x555568ea4cc0_0 .net "i_pc", 31 0, L_0x555569133130;  alias, 1 drivers
v0x555568ea2040_0 .net "i_pred_taken", 0 0, L_0x5555691331a0;  alias, 1 drivers
v0x555568ea2150_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x555568ea51f0_0 .net "i_stall", 0 0, L_0x555569133970;  1 drivers
L_0x7f38a6a73de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555568ea52b0_0 .net "i_valid", 0 0, L_0x7f38a6a73de8;  1 drivers
v0x555568ea60e0_0 .var "o_bubble", 0 0;
v0x555568ea61a0_0 .var "o_instr", 31 0;
v0x555568ea26d0_0 .var "o_kill", 0 0;
v0x555568ea2790_0 .var "o_pc", 31 0;
v0x555568ea3700_0 .var "o_pred_taken", 0 0;
v0x555568ea37c0_0 .var "o_valid", 0 0;
S_0x555568e9fb10 .scope module, "u_imem" "i_mem" 13 235, 19 8 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_addr";
    .port_info 2 /OUTPUT 32 "o_data";
L_0x5555691338b0 .functor BUFZ 32, L_0x555569133630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568e9d3c0_0 .net *"_ivl_0", 31 0, L_0x555569133630;  1 drivers
v0x555568e9e2f0_0 .net *"_ivl_3", 13 0, L_0x5555691336d0;  1 drivers
v0x555568e9e3d0_0 .net *"_ivl_4", 15 0, L_0x555569133770;  1 drivers
L_0x7f38a6a73da0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568e995c0_0 .net *"_ivl_7", 1 0, L_0x7f38a6a73da0;  1 drivers
v0x555568e996a0_0 .net "i_addr", 31 0, L_0x5555691330c0;  alias, 1 drivers
v0x555568e96a00_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555568e96aa0 .array "mem", 16383 0, 31 0;
v0x555568e99c60_0 .net "o_data", 31 0, L_0x5555691338b0;  alias, 1 drivers
L_0x555569133630 .array/port v0x555568e96aa0, L_0x555569133770;
L_0x5555691336d0 .part L_0x5555691330c0, 2, 14;
L_0x555569133770 .concat [ 14 2 0 0], L_0x5555691336d0, L_0x7f38a6a73da0;
S_0x555568ea0b40 .scope begin, "$unm_blk_63" "$unm_blk_63" 19 24, 19 24 0, S_0x555568e9fb10;
 .timescale 0 0;
v0x555568e9d2c0_0 .var/i "i", 31 0;
S_0x555568e9aaa0 .scope module, "u_mem_wb_reg" "mem_wb_reg" 13 455, 20 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_rdata";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_wb_en";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mispred";
    .port_info 13 /INPUT 1 "i_ctrl_is_control";
    .port_info 14 /INPUT 3 "i_ctrl_funct3";
    .port_info 15 /OUTPUT 32 "o_pc";
    .port_info 16 /OUTPUT 32 "o_alu_result";
    .port_info 17 /OUTPUT 32 "o_rdata";
    .port_info 18 /OUTPUT 5 "o_rd";
    .port_info 19 /OUTPUT 1 "o_ctrl_valid";
    .port_info 20 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 21 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 22 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 23 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 24 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 25 /OUTPUT 3 "o_ctrl_funct3";
v0x5555685a57f0_0 .net "i_alu_result", 31 0, v0x555568d0b780_0;  alias, 1 drivers
v0x5555685a5890_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555568e97090_0 .net "i_ctrl_bubble", 0 0, v0x555568d0b860_0;  alias, 1 drivers
v0x555568e97130_0 .net "i_ctrl_funct3", 2 0, v0x555568d0c7a0_0;  alias, 1 drivers
v0x555568e980c0_0 .net "i_ctrl_is_control", 0 0, v0x555568d0c880_0;  alias, 1 drivers
v0x555568e981b0_0 .net "i_ctrl_mem_read", 0 0, v0x555568d09ee0_0;  alias, 1 drivers
v0x555568e944d0_0 .net "i_ctrl_mispred", 0 0, v0x555568d096f0_0;  alias, 1 drivers
v0x555568e94570_0 .net "i_ctrl_valid", 0 0, v0x555568d0a650_0;  alias, 1 drivers
v0x555568e95500_0 .net "i_ctrl_wb_en", 0 0, v0x555568d0a710_0;  alias, 1 drivers
L_0x7f38a6a754b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568e955a0_0 .net "i_flush", 0 0, L_0x7f38a6a754b0;  1 drivers
v0x555568e91c80_0 .net "i_pc", 31 0, v0x555568d08430_0;  alias, 1 drivers
v0x555568e91d20_0 .net "i_rd", 4 0, v0x555568d08510_0;  alias, 1 drivers
v0x555568e92cb0_0 .net "i_rdata", 31 0, v0x555569066f30_0;  1 drivers
v0x555568e92d50_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x555568e8df80_0 .net "i_stall", 0 0, v0x555569060640_0;  alias, 1 drivers
v0x555568e8e070_0 .var "o_alu_result", 31 0;
v0x555568e8b3c0_0 .var "o_ctrl_bubble", 0 0;
v0x555568e8b460_0 .var "o_ctrl_funct3", 2 0;
v0x555568e8e570_0 .var "o_ctrl_is_control", 0 0;
v0x555568e8e630_0 .var "o_ctrl_mem_read", 0 0;
v0x555568e8f460_0 .var "o_ctrl_mispred", 0 0;
v0x555568e8f520_0 .var "o_ctrl_valid", 0 0;
v0x555568e8ba50_0 .var "o_ctrl_wb_en", 0 0;
v0x555568e8baf0_0 .var "o_pc", 31 0;
v0x555568e8ca80_0 .var "o_rd", 4 0;
v0x555568e8cb40_0 .var "o_rdata", 31 0;
S_0x555568e89ec0 .scope module, "u_stage_ex" "stage_ex" 13 368, 21 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc";
    .port_info 1 /INPUT 32 "i_rs1_val";
    .port_info 2 /INPUT 32 "i_rs2_val";
    .port_info 3 /INPUT 32 "i_imm";
    .port_info 4 /INPUT 4 "i_alu_op";
    .port_info 5 /INPUT 2 "i_op_a_sel";
    .port_info 6 /INPUT 1 "i_op_b_sel";
    .port_info 7 /INPUT 1 "i_is_jump";
    .port_info 8 /INPUT 2 "i_forward_a_sel";
    .port_info 9 /INPUT 2 "i_forward_b_sel";
    .port_info 10 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 11 /INPUT 32 "i_wb_write_data";
    .port_info 12 /OUTPUT 32 "o_alu_result";
    .port_info 13 /OUTPUT 32 "o_store_data";
L_0x5555691bb400 .functor BUFZ 32, v0x555568e200f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f38a6a750c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555568f25ed0_0 .net/2u *"_ivl_0", 31 0, L_0x7f38a6a750c0;  1 drivers
v0x555568f25fb0_0 .net *"_ivl_2", 31 0, L_0x5555691bb360;  1 drivers
v0x555568f02860_0 .net "alu_result_raw", 31 0, v0x555568e7a6b0_0;  1 drivers
v0x555568f02930_0 .net "i_alu_op", 3 0, v0x555568eaa300_0;  alias, 1 drivers
v0x555568ef7220_0 .net "i_ex_mem_alu_result", 31 0, v0x555568d0b780_0;  alias, 1 drivers
v0x555568ef72e0_0 .net "i_forward_a_sel", 1 0, v0x555568cfcb20_0;  alias, 1 drivers
v0x555568eebbe0_0 .net "i_forward_b_sel", 1 0, v0x555568cfa0e0_0;  alias, 1 drivers
v0x555568eebca0_0 .net "i_imm", 31 0, v0x555568ead710_0;  alias, 1 drivers
v0x555568ee05a0_0 .net "i_is_jump", 0 0, v0x555568ead120_0;  alias, 1 drivers
v0x555568ee0640_0 .net "i_op_a_sel", 1 0, v0x5555685a1da0_0;  alias, 1 drivers
v0x555568ed4f60_0 .net "i_op_b_sel", 0 0, v0x5555685a1e40_0;  alias, 1 drivers
v0x555568ed5030_0 .net "i_pc", 31 0, v0x555568ead7b0_0;  alias, 1 drivers
v0x555568ec9920_0 .net "i_rs1_val", 31 0, v0x555568eaabf0_0;  alias, 1 drivers
v0x555568ec99c0_0 .net "i_rs2_val", 31 0, v0x555568eabc20_0;  alias, 1 drivers
v0x555568e4d9f0_0 .net "i_wb_write_data", 31 0, L_0x5555691be5b0;  alias, 1 drivers
v0x555568e4da90_0 .net "o_alu_result", 31 0, L_0x5555691bb470;  alias, 1 drivers
v0x555568e423b0_0 .net "o_store_data", 31 0, L_0x5555691bb400;  alias, 1 drivers
v0x555568e36d70_0 .var "op_a", 31 0;
v0x555568e2b840_0 .var "op_b", 31 0;
v0x555568e36e30_0 .var "rs1_fwd", 31 0;
v0x555568e200f0_0 .var "rs2_fwd", 31 0;
E_0x555568f44930/0 .event anyedge, v0x5555685a1da0_0, v0x555568e36e30_0, v0x555568d0e5b0_0, v0x5555685a1e40_0;
E_0x555568f44930/1 .event anyedge, v0x555568e200f0_0, v0x555568ead710_0;
E_0x555568f44930 .event/or E_0x555568f44930/0, E_0x555568f44930/1;
E_0x555568f38b00/0 .event anyedge, v0x555568cfcb20_0, v0x555568eaabf0_0, v0x555568e4d9f0_0, v0x555568d0b780_0;
E_0x555568f38b00/1 .event anyedge, v0x555568cfa0e0_0, v0x555568eabc20_0, v0x555568e200f0_0;
E_0x555568f38b00 .event/or E_0x555568f38b00/0, E_0x555568f38b00/1;
L_0x5555691bb360 .arith/sum 32, v0x555568ead7b0_0, L_0x7f38a6a750c0;
L_0x5555691bb470 .functor MUXZ 32, v0x555568e7a6b0_0, L_0x5555691bb360, v0x555568ead120_0, C4<>;
S_0x555568e86640 .scope module, "ex_alu" "alu" 21 69, 22 7 0, S_0x555568e89ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_op_a";
    .port_info 1 /INPUT 32 "i_op_b";
    .port_info 2 /INPUT 4 "i_alu_op";
    .port_info 3 /OUTPUT 32 "o_alu_data";
P_0x555568427410 .param/l "ADD" 1 22 15, C4<0000>;
P_0x555568427450 .param/l "AND" 1 22 24, C4<1001>;
P_0x555568427490 .param/l "OR" 1 22 23, C4<1000>;
P_0x5555684274d0 .param/l "SLL" 1 22 17, C4<0010>;
P_0x555568427510 .param/l "SLT" 1 22 18, C4<0011>;
P_0x555568427550 .param/l "SLTU" 1 22 19, C4<0100>;
P_0x555568427590 .param/l "SRA" 1 22 22, C4<0111>;
P_0x5555684275d0 .param/l "SRL" 1 22 21, C4<0110>;
P_0x555568427610 .param/l "SUB" 1 22 16, C4<0001>;
P_0x555568427650 .param/l "XOR" 1 22 20, C4<0101>;
L_0x555569190030 .functor NOT 32, v0x555568e2b840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691a2f70 .functor NOT 32, v0x555568e2b840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691a3120 .functor XOR 1, L_0x5555691a2fe0, L_0x5555691a3080, C4<0>, C4<0>;
L_0x5555691b6380 .functor NOT 32, v0x555568e2b840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691b63f0 .functor NOT 1, L_0x5555691b55a0, C4<0>, C4<0>, C4<0>;
L_0x5555691b6460 .functor AND 32, v0x555568e36d70_0, v0x555568e2b840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5555691b6510 .functor OR 32, v0x555568e36d70_0, v0x555568e2b840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691b6580 .functor XOR 32, v0x555568e36d70_0, v0x555568e2b840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568eb2ff0_0 .net *"_ivl_11", 0 0, L_0x5555691a2fe0;  1 drivers
v0x555568eb30f0_0 .net *"_ivl_13", 0 0, L_0x5555691a3080;  1 drivers
v0x555568ea7fb0_0 .net *"_ivl_17", 0 0, L_0x5555691a3230;  1 drivers
v0x555568ea8050_0 .net *"_ivl_19", 0 0, L_0x5555691a32d0;  1 drivers
v0x555568e9c970_0 .net "add_result", 31 0, L_0x55556917cd30;  1 drivers
v0x555568e9ca80_0 .net "and_result", 31 0, L_0x5555691b6460;  1 drivers
v0x555568e91330_0 .net "i_alu_op", 3 0, v0x555568eaa300_0;  alias, 1 drivers
v0x555568e913d0_0 .net "i_op_a", 31 0, v0x555568e36d70_0;  1 drivers
v0x555568e85cf0_0 .net "i_op_b", 31 0, v0x555568e2b840_0;  1 drivers
v0x555568e7a6b0_0 .var "o_alu_data", 31 0;
v0x555568e7a770_0 .net "or_result", 31 0, L_0x5555691b6510;  1 drivers
v0x555568e6f070_0 .net "sll_result", 31 0, L_0x5555691b71d0;  1 drivers
v0x555568e6f140_0 .net "slt_cout", 0 0, L_0x5555691a2140;  1 drivers
v0x555568f5ee10_0 .net "slt_result", 0 0, L_0x5555691a3370;  1 drivers
v0x555568f5eeb0_0 .net "slt_sign_diff", 0 0, L_0x5555691a3120;  1 drivers
v0x555568f537d0_0 .net "slt_sum", 31 0, L_0x5555691a28f0;  1 drivers
v0x555568f538c0_0 .net "sltu_cout", 0 0, L_0x5555691b55a0;  1 drivers
v0x555568f482a0_0 .net "sltu_result", 0 0, L_0x5555691b63f0;  1 drivers
v0x555568f3cb50_0 .net "sra_result", 31 0, L_0x5555691b9f50;  1 drivers
v0x555568f3cc10_0 .net "srl_result", 31 0, L_0x5555691b8900;  1 drivers
v0x555568f31510_0 .net "sub_result", 31 0, L_0x55556918f9b0;  1 drivers
v0x555568f315b0_0 .net "xor_result", 31 0, L_0x5555691b6580;  1 drivers
E_0x555568f19d70/0 .event anyedge, v0x555568eaa300_0, v0x555568e4bb20_0, v0x555568f69e50_0, v0x555568f5ee10_0;
E_0x555568f19d70/1 .event anyedge, v0x555568f482a0_0, v0x555568f315b0_0, v0x555568e7a770_0, v0x555568e9ca80_0;
E_0x555568f19d70/2 .event anyedge, v0x555568e49200_0, v0x555568bf2860_0, v0x555568ae9c40_0;
E_0x555568f19d70 .event/or E_0x555568f19d70/0, E_0x555568f19d70/1, E_0x555568f19d70/2;
L_0x5555691a2fe0 .part v0x555568e36d70_0, 31, 1;
L_0x5555691a3080 .part v0x555568e2b840_0, 31, 1;
L_0x5555691a3230 .part v0x555568e36d70_0, 31, 1;
L_0x5555691a32d0 .part L_0x5555691a28f0, 31, 1;
L_0x5555691a3370 .functor MUXZ 1, L_0x5555691a32d0, L_0x5555691a3230, L_0x5555691a3120, C4<>;
L_0x5555691b78c0 .part v0x555568e2b840_0, 0, 5;
L_0x5555691b8ff0 .part v0x555568e2b840_0, 0, 5;
L_0x5555691bb270 .part v0x555568e2b840_0, 0, 5;
S_0x555568e87670 .scope module, "add_fa" "FA_32bit" 22 36, 23 47 0, S_0x555568e86640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e47a80_0 .net "A", 31 0, v0x555568e36d70_0;  alias, 1 drivers
v0x555568e47b80_0 .net "B", 31 0, v0x555568e2b840_0;  alias, 1 drivers
L_0x7f38a6a74cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568e4ac30_0 .net "Cin", 0 0, L_0x7f38a6a74cd0;  1 drivers
v0x555568e4ad20_0 .net "Cout", 0 0, L_0x55556917c3b0;  1 drivers
v0x555568e4bb20_0 .net "Sum", 31 0, L_0x55556917cd30;  alias, 1 drivers
v0x555568e4bc10_0 .net "carry", 6 0, L_0x55556917a580;  1 drivers
L_0x55556916c790 .part v0x555568e36d70_0, 0, 4;
L_0x55556916c830 .part v0x555568e2b840_0, 0, 4;
L_0x55556916eb50 .part v0x555568e36d70_0, 4, 4;
L_0x55556916ebf0 .part v0x555568e2b840_0, 4, 4;
L_0x55556916ed20 .part L_0x55556917a580, 0, 1;
L_0x555569171070 .part v0x555568e36d70_0, 8, 4;
L_0x555569171110 .part v0x555568e2b840_0, 8, 4;
L_0x5555691711b0 .part L_0x55556917a580, 1, 1;
L_0x5555691735f0 .part v0x555568e36d70_0, 12, 4;
L_0x555569173690 .part v0x555568e2b840_0, 12, 4;
L_0x555569173730 .part L_0x55556917a580, 2, 1;
L_0x555569175ae0 .part v0x555568e36d70_0, 16, 4;
L_0x555569175bf0 .part v0x555568e2b840_0, 16, 4;
L_0x555569175c90 .part L_0x55556917a580, 3, 1;
L_0x555569178000 .part v0x555568e36d70_0, 20, 4;
L_0x5555691780a0 .part v0x555568e2b840_0, 20, 4;
L_0x5555691781d0 .part L_0x55556917a580, 4, 1;
L_0x55556917a4e0 .part v0x555568e36d70_0, 24, 4;
L_0x55556917a620 .part v0x555568e2b840_0, 24, 4;
L_0x55556917a6c0 .part L_0x55556917a580, 5, 1;
LS_0x55556917a580_0_0 .concat8 [ 1 1 1 1], L_0x55556916c070, L_0x55556916e430, L_0x555569170950, L_0x555569172ed0;
LS_0x55556917a580_0_4 .concat8 [ 1 1 1 0], L_0x555569175360, L_0x5555691778e0, L_0x555569179dc0;
L_0x55556917a580 .concat8 [ 4 3 0 0], LS_0x55556917a580_0_0, LS_0x55556917a580_0_4;
L_0x55556917ca80 .part v0x555568e36d70_0, 28, 4;
L_0x55556917a760 .part v0x555568e2b840_0, 28, 4;
L_0x55556917cdf0 .part L_0x55556917a580, 6, 1;
LS_0x55556917cd30_0_0 .concat8 [ 4 4 4 4], L_0x55556916c6f0, L_0x55556916eab0, L_0x555569170fd0, L_0x555569173550;
LS_0x55556917cd30_0_4 .concat8 [ 4 4 4 4], L_0x555569175a40, L_0x555569177f60, L_0x55556917a440, L_0x55556917c9e0;
L_0x55556917cd30 .concat8 [ 16 16 0 0], LS_0x55556917cd30_0_0, LS_0x55556917cd30_0_4;
S_0x555568e82940 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568e87670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e66bd0_0 .net "A", 3 0, L_0x55556916c790;  1 drivers
v0x555568e66cd0_0 .net "B", 3 0, L_0x55556916c830;  1 drivers
v0x555568e67c00_0 .net "Cin", 0 0, L_0x7f38a6a74cd0;  alias, 1 drivers
v0x555568e67ca0_0 .net "Cout", 0 0, L_0x55556916c070;  1 drivers
v0x555568e64380_0 .net "Sum", 3 0, L_0x55556916c6f0;  1 drivers
v0x555568e64470_0 .net "carry", 2 0, L_0x55556916bb70;  1 drivers
L_0x55556916aae0 .part L_0x55556916c790, 0, 1;
L_0x55556916ab80 .part L_0x55556916c830, 0, 1;
L_0x55556916b050 .part L_0x55556916c790, 1, 1;
L_0x55556916b180 .part L_0x55556916c830, 1, 1;
L_0x55556916b2b0 .part L_0x55556916bb70, 0, 1;
L_0x55556916b820 .part L_0x55556916c790, 2, 1;
L_0x55556916b950 .part L_0x55556916c830, 2, 1;
L_0x55556916ba80 .part L_0x55556916bb70, 1, 1;
L_0x55556916bb70 .concat8 [ 1 1 1 0], L_0x55556916a9d0, L_0x55556916af40, L_0x55556916b710;
L_0x55556916c1d0 .part L_0x55556916c790, 3, 1;
L_0x55556916c390 .part L_0x55556916c830, 3, 1;
L_0x55556916c550 .part L_0x55556916bb70, 2, 1;
L_0x55556916c6f0 .concat8 [ 1 1 1 1], L_0x55556916a720, L_0x55556916ac90, L_0x55556916b3c0, L_0x55556916bd20;
S_0x555568e82f30 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916a6b0 .functor XOR 1, L_0x55556916aae0, L_0x55556916ab80, C4<0>, C4<0>;
L_0x55556916a720 .functor XOR 1, L_0x55556916a6b0, L_0x7f38a6a74cd0, C4<0>, C4<0>;
L_0x55556916a7e0 .functor AND 1, L_0x55556916aae0, L_0x55556916ab80, C4<1>, C4<1>;
L_0x55556916a8f0 .functor XOR 1, L_0x55556916aae0, L_0x55556916ab80, C4<0>, C4<0>;
L_0x55556916a960 .functor AND 1, L_0x7f38a6a74cd0, L_0x55556916a8f0, C4<1>, C4<1>;
L_0x55556916a9d0 .functor OR 1, L_0x55556916a7e0, L_0x55556916a960, C4<0>, C4<0>;
v0x555568e83e20_0 .net "A", 0 0, L_0x55556916aae0;  1 drivers
v0x555568e83f00_0 .net "B", 0 0, L_0x55556916ab80;  1 drivers
v0x555568e80410_0 .net "Cin", 0 0, L_0x7f38a6a74cd0;  alias, 1 drivers
v0x555568e80500_0 .net "Cout", 0 0, L_0x55556916a9d0;  1 drivers
v0x555568e81440_0 .net "Sum", 0 0, L_0x55556916a720;  1 drivers
v0x555568e81500_0 .net *"_ivl_0", 0 0, L_0x55556916a6b0;  1 drivers
v0x555568e7d850_0 .net *"_ivl_4", 0 0, L_0x55556916a7e0;  1 drivers
v0x555568e7d930_0 .net *"_ivl_6", 0 0, L_0x55556916a8f0;  1 drivers
v0x555568e7e880_0 .net *"_ivl_8", 0 0, L_0x55556916a960;  1 drivers
S_0x555568e7b000 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916ac20 .functor XOR 1, L_0x55556916b050, L_0x55556916b180, C4<0>, C4<0>;
L_0x55556916ac90 .functor XOR 1, L_0x55556916ac20, L_0x55556916b2b0, C4<0>, C4<0>;
L_0x55556916ad00 .functor AND 1, L_0x55556916b050, L_0x55556916b180, C4<1>, C4<1>;
L_0x55556916adc0 .functor XOR 1, L_0x55556916b050, L_0x55556916b180, C4<0>, C4<0>;
L_0x55556916ae30 .functor AND 1, L_0x55556916b2b0, L_0x55556916adc0, C4<1>, C4<1>;
L_0x55556916af40 .functor OR 1, L_0x55556916ad00, L_0x55556916ae30, C4<0>, C4<0>;
v0x555568e7c0e0_0 .net "A", 0 0, L_0x55556916b050;  1 drivers
v0x555568e77300_0 .net "B", 0 0, L_0x55556916b180;  1 drivers
v0x555568e773c0_0 .net "Cin", 0 0, L_0x55556916b2b0;  1 drivers
v0x555568e74740_0 .net "Cout", 0 0, L_0x55556916af40;  1 drivers
v0x555568e74800_0 .net "Sum", 0 0, L_0x55556916ac90;  1 drivers
v0x555568e778f0_0 .net *"_ivl_0", 0 0, L_0x55556916ac20;  1 drivers
v0x555568e779d0_0 .net *"_ivl_4", 0 0, L_0x55556916ad00;  1 drivers
v0x555568e787e0_0 .net *"_ivl_6", 0 0, L_0x55556916adc0;  1 drivers
v0x555568e788c0_0 .net *"_ivl_8", 0 0, L_0x55556916ae30;  1 drivers
S_0x555568e74dd0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916b350 .functor XOR 1, L_0x55556916b820, L_0x55556916b950, C4<0>, C4<0>;
L_0x55556916b3c0 .functor XOR 1, L_0x55556916b350, L_0x55556916ba80, C4<0>, C4<0>;
L_0x55556916b480 .functor AND 1, L_0x55556916b820, L_0x55556916b950, C4<1>, C4<1>;
L_0x55556916b590 .functor XOR 1, L_0x55556916b820, L_0x55556916b950, C4<0>, C4<0>;
L_0x55556916b600 .functor AND 1, L_0x55556916ba80, L_0x55556916b590, C4<1>, C4<1>;
L_0x55556916b710 .functor OR 1, L_0x55556916b480, L_0x55556916b600, C4<0>, C4<0>;
v0x555568e75eb0_0 .net "A", 0 0, L_0x55556916b820;  1 drivers
v0x555568e72210_0 .net "B", 0 0, L_0x55556916b950;  1 drivers
v0x555568e722d0_0 .net "Cin", 0 0, L_0x55556916ba80;  1 drivers
v0x555568e73240_0 .net "Cout", 0 0, L_0x55556916b710;  1 drivers
v0x555568e732e0_0 .net "Sum", 0 0, L_0x55556916b3c0;  1 drivers
v0x555568e6f9c0_0 .net *"_ivl_0", 0 0, L_0x55556916b350;  1 drivers
v0x555568e6faa0_0 .net *"_ivl_4", 0 0, L_0x55556916b480;  1 drivers
v0x555568e709f0_0 .net *"_ivl_6", 0 0, L_0x55556916b590;  1 drivers
v0x555568e70ad0_0 .net *"_ivl_8", 0 0, L_0x55556916b600;  1 drivers
S_0x555568e6bcc0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916bcb0 .functor XOR 1, L_0x55556916c1d0, L_0x55556916c390, C4<0>, C4<0>;
L_0x55556916bd20 .functor XOR 1, L_0x55556916bcb0, L_0x55556916c550, C4<0>, C4<0>;
L_0x55556916bde0 .functor AND 1, L_0x55556916c1d0, L_0x55556916c390, C4<1>, C4<1>;
L_0x55556916bef0 .functor XOR 1, L_0x55556916c1d0, L_0x55556916c390, C4<0>, C4<0>;
L_0x55556916bf60 .functor AND 1, L_0x55556916c550, L_0x55556916bef0, C4<1>, C4<1>;
L_0x55556916c070 .functor OR 1, L_0x55556916bde0, L_0x55556916bf60, C4<0>, C4<0>;
v0x555568e691b0_0 .net "A", 0 0, L_0x55556916c1d0;  1 drivers
v0x555568e6c2b0_0 .net "B", 0 0, L_0x55556916c390;  1 drivers
v0x555568e6c370_0 .net "Cin", 0 0, L_0x55556916c550;  1 drivers
v0x555568e6d1a0_0 .net "Cout", 0 0, L_0x55556916c070;  alias, 1 drivers
v0x555568e6d240_0 .net "Sum", 0 0, L_0x55556916bd20;  1 drivers
v0x555568e69790_0 .net *"_ivl_0", 0 0, L_0x55556916bcb0;  1 drivers
v0x555568e69870_0 .net *"_ivl_4", 0 0, L_0x55556916bde0;  1 drivers
v0x555568e6a7c0_0 .net *"_ivl_6", 0 0, L_0x55556916bef0;  1 drivers
v0x555568e6a8a0_0 .net *"_ivl_8", 0 0, L_0x55556916bf60;  1 drivers
S_0x555568e653b0 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568e87670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568f67f80_0 .net "A", 3 0, L_0x55556916eb50;  1 drivers
v0x555568f68080_0 .net "B", 3 0, L_0x55556916ebf0;  1 drivers
v0x555568f64570_0 .net "Cin", 0 0, L_0x55556916ed20;  1 drivers
v0x555568f64640_0 .net "Cout", 0 0, L_0x55556916e430;  1 drivers
v0x555568f655a0_0 .net "Sum", 3 0, L_0x55556916eab0;  1 drivers
v0x555568f65640_0 .net "carry", 2 0, L_0x55556916df30;  1 drivers
L_0x55556916cd00 .part L_0x55556916eb50, 0, 1;
L_0x55556916ce30 .part L_0x55556916ebf0, 0, 1;
L_0x55556916d390 .part L_0x55556916eb50, 1, 1;
L_0x55556916d4c0 .part L_0x55556916ebf0, 1, 1;
L_0x55556916d5f0 .part L_0x55556916df30, 0, 1;
L_0x55556916dba0 .part L_0x55556916eb50, 2, 1;
L_0x55556916dd10 .part L_0x55556916ebf0, 2, 1;
L_0x55556916de40 .part L_0x55556916df30, 1, 1;
L_0x55556916df30 .concat8 [ 1 1 1 0], L_0x55556916cbf0, L_0x55556916d280, L_0x55556916da50;
L_0x55556916e590 .part L_0x55556916eb50, 3, 1;
L_0x55556916e750 .part L_0x55556916ebf0, 3, 1;
L_0x55556916e910 .part L_0x55556916df30, 2, 1;
L_0x55556916eab0 .concat8 [ 1 1 1 1], L_0x55556916c940, L_0x55556916cfd0, L_0x55556916d700, L_0x55556916e0e0;
S_0x555568e5dda0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916c8d0 .functor XOR 1, L_0x55556916cd00, L_0x55556916ce30, C4<0>, C4<0>;
L_0x55556916c940 .functor XOR 1, L_0x55556916c8d0, L_0x55556916ed20, C4<0>, C4<0>;
L_0x55556916c9b0 .functor AND 1, L_0x55556916cd00, L_0x55556916ce30, C4<1>, C4<1>;
L_0x55556916cac0 .functor XOR 1, L_0x55556916cd00, L_0x55556916ce30, C4<0>, C4<0>;
L_0x55556916cb30 .functor AND 1, L_0x55556916ed20, L_0x55556916cac0, C4<1>, C4<1>;
L_0x55556916cbf0 .functor OR 1, L_0x55556916c9b0, L_0x55556916cb30, C4<0>, C4<0>;
v0x555568e60f50_0 .net "A", 0 0, L_0x55556916cd00;  1 drivers
v0x555568e61010_0 .net "B", 0 0, L_0x55556916ce30;  1 drivers
v0x555568e61e40_0 .net "Cin", 0 0, L_0x55556916ed20;  alias, 1 drivers
v0x555568e61ee0_0 .net "Cout", 0 0, L_0x55556916cbf0;  1 drivers
v0x555568e5e430_0 .net "Sum", 0 0, L_0x55556916c940;  1 drivers
v0x555568e5e4f0_0 .net *"_ivl_0", 0 0, L_0x55556916c8d0;  1 drivers
v0x555568e5f460_0 .net *"_ivl_4", 0 0, L_0x55556916c9b0;  1 drivers
v0x555568e5f540_0 .net *"_ivl_6", 0 0, L_0x55556916cac0;  1 drivers
v0x555568e5b8c0_0 .net *"_ivl_8", 0 0, L_0x55556916cb30;  1 drivers
S_0x555568e5c8f0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916cf60 .functor XOR 1, L_0x55556916d390, L_0x55556916d4c0, C4<0>, C4<0>;
L_0x55556916cfd0 .functor XOR 1, L_0x55556916cf60, L_0x55556916d5f0, C4<0>, C4<0>;
L_0x55556916d040 .functor AND 1, L_0x55556916d390, L_0x55556916d4c0, C4<1>, C4<1>;
L_0x55556916d100 .functor XOR 1, L_0x55556916d390, L_0x55556916d4c0, C4<0>, C4<0>;
L_0x55556916d170 .functor AND 1, L_0x55556916d5f0, L_0x55556916d100, C4<1>, C4<1>;
L_0x55556916d280 .functor OR 1, L_0x55556916d040, L_0x55556916d170, C4<0>, C4<0>;
v0x555568e59550_0 .net "A", 0 0, L_0x55556916d390;  1 drivers
v0x555568e5a250_0 .net "B", 0 0, L_0x55556916d4c0;  1 drivers
v0x555568e5a310_0 .net "Cin", 0 0, L_0x55556916d5f0;  1 drivers
v0x555568f736b0_0 .net "Cout", 0 0, L_0x55556916d280;  1 drivers
v0x555568f73770_0 .net "Sum", 0 0, L_0x55556916cfd0;  1 drivers
v0x555568f78c30_0 .net *"_ivl_0", 0 0, L_0x55556916cf60;  1 drivers
v0x555568f78d10_0 .net *"_ivl_4", 0 0, L_0x55556916d040;  1 drivers
v0x555568f77690_0 .net *"_ivl_6", 0 0, L_0x55556916d100;  1 drivers
v0x555568f77770_0 .net *"_ivl_8", 0 0, L_0x55556916d170;  1 drivers
S_0x555568f76130 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916d690 .functor XOR 1, L_0x55556916dba0, L_0x55556916dd10, C4<0>, C4<0>;
L_0x55556916d700 .functor XOR 1, L_0x55556916d690, L_0x55556916de40, C4<0>, C4<0>;
L_0x55556916d7c0 .functor AND 1, L_0x55556916dba0, L_0x55556916dd10, C4<1>, C4<1>;
L_0x55556916d8d0 .functor XOR 1, L_0x55556916dba0, L_0x55556916dd10, C4<0>, C4<0>;
L_0x55556916d940 .functor AND 1, L_0x55556916de40, L_0x55556916d8d0, C4<1>, C4<1>;
L_0x55556916da50 .functor OR 1, L_0x55556916d7c0, L_0x55556916d940, C4<0>, C4<0>;
v0x555568f74ca0_0 .net "A", 0 0, L_0x55556916dba0;  1 drivers
v0x555568f7aaa0_0 .net "B", 0 0, L_0x55556916dd10;  1 drivers
v0x555568f7ab60_0 .net "Cin", 0 0, L_0x55556916de40;  1 drivers
v0x555568f81690_0 .net "Cout", 0 0, L_0x55556916da50;  1 drivers
v0x555568f81750_0 .net "Sum", 0 0, L_0x55556916d700;  1 drivers
v0x555568f7fb70_0 .net *"_ivl_0", 0 0, L_0x55556916d690;  1 drivers
v0x555568f7fc50_0 .net *"_ivl_4", 0 0, L_0x55556916d7c0;  1 drivers
v0x555568f7e050_0 .net *"_ivl_6", 0 0, L_0x55556916d8d0;  1 drivers
v0x555568f7e130_0 .net *"_ivl_8", 0 0, L_0x55556916d940;  1 drivers
S_0x555568f7c530 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916e070 .functor XOR 1, L_0x55556916e590, L_0x55556916e750, C4<0>, C4<0>;
L_0x55556916e0e0 .functor XOR 1, L_0x55556916e070, L_0x55556916e910, C4<0>, C4<0>;
L_0x55556916e1a0 .functor AND 1, L_0x55556916e590, L_0x55556916e750, C4<1>, C4<1>;
L_0x55556916e2b0 .functor XOR 1, L_0x55556916e590, L_0x55556916e750, C4<0>, C4<0>;
L_0x55556916e320 .functor AND 1, L_0x55556916e910, L_0x55556916e2b0, C4<1>, C4<1>;
L_0x55556916e430 .functor OR 1, L_0x55556916e1a0, L_0x55556916e320, C4<0>, C4<0>;
v0x555568f1a550_0 .net "A", 0 0, L_0x55556916e590;  1 drivers
v0x555568f610a0_0 .net "B", 0 0, L_0x55556916e750;  1 drivers
v0x555568f61160_0 .net "Cin", 0 0, L_0x55556916e910;  1 drivers
v0x555568f66aa0_0 .net "Cout", 0 0, L_0x55556916e430;  alias, 1 drivers
v0x555568f66b60_0 .net "Sum", 0 0, L_0x55556916e0e0;  1 drivers
v0x555568f63ee0_0 .net *"_ivl_0", 0 0, L_0x55556916e070;  1 drivers
v0x555568f63fc0_0 .net *"_ivl_4", 0 0, L_0x55556916e1a0;  1 drivers
v0x555568f67090_0 .net *"_ivl_6", 0 0, L_0x55556916e2b0;  1 drivers
v0x555568f67170_0 .net *"_ivl_8", 0 0, L_0x55556916e320;  1 drivers
S_0x555568f61a50 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568e87670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568f453d0_0 .net "A", 3 0, L_0x555569171070;  1 drivers
v0x555568f454d0_0 .net "B", 3 0, L_0x555569171110;  1 drivers
v0x555568f462c0_0 .net "Cin", 0 0, L_0x5555691711b0;  1 drivers
v0x555568f46390_0 .net "Cout", 0 0, L_0x555569170950;  1 drivers
v0x555568f428b0_0 .net "Sum", 3 0, L_0x555569170fd0;  1 drivers
v0x555568f42950_0 .net "carry", 2 0, L_0x555569170450;  1 drivers
L_0x55556916f1e0 .part L_0x555569171070, 0, 1;
L_0x55556916f310 .part L_0x555569171110, 0, 1;
L_0x55556916f8b0 .part L_0x555569171070, 1, 1;
L_0x55556916f9e0 .part L_0x555569171110, 1, 1;
L_0x55556916fb10 .part L_0x555569170450, 0, 1;
L_0x5555691700c0 .part L_0x555569171070, 2, 1;
L_0x555569170230 .part L_0x555569171110, 2, 1;
L_0x555569170360 .part L_0x555569170450, 1, 1;
L_0x555569170450 .concat8 [ 1 1 1 0], L_0x55556916f0d0, L_0x55556916f760, L_0x55556916ff70;
L_0x555569170ab0 .part L_0x555569171070, 3, 1;
L_0x555569170c70 .part L_0x555569171110, 3, 1;
L_0x555569170e30 .part L_0x555569170450, 2, 1;
L_0x555569170fd0 .concat8 [ 1 1 1 1], L_0x55556916eec0, L_0x55556916f4b0, L_0x55556916fc20, L_0x555569170600;
S_0x555568f5f6c0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f61a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916ee50 .functor XOR 1, L_0x55556916f1e0, L_0x55556916f310, C4<0>, C4<0>;
L_0x55556916eec0 .functor XOR 1, L_0x55556916ee50, L_0x5555691711b0, C4<0>, C4<0>;
L_0x55556916ef30 .functor AND 1, L_0x55556916f1e0, L_0x55556916f310, C4<1>, C4<1>;
L_0x55556916efa0 .functor XOR 1, L_0x55556916f1e0, L_0x55556916f310, C4<0>, C4<0>;
L_0x55556916f010 .functor AND 1, L_0x5555691711b0, L_0x55556916efa0, C4<1>, C4<1>;
L_0x55556916f0d0 .functor OR 1, L_0x55556916ef30, L_0x55556916f010, C4<0>, C4<0>;
v0x555568f60470_0 .net "A", 0 0, L_0x55556916f1e0;  1 drivers
v0x555568f60510_0 .net "B", 0 0, L_0x55556916f310;  1 drivers
v0x555568f5ba60_0 .net "Cin", 0 0, L_0x5555691711b0;  alias, 1 drivers
v0x555568f5bb30_0 .net "Cout", 0 0, L_0x55556916f0d0;  1 drivers
v0x555568f58ea0_0 .net "Sum", 0 0, L_0x55556916eec0;  1 drivers
v0x555568f58f40_0 .net *"_ivl_0", 0 0, L_0x55556916ee50;  1 drivers
v0x555568f5c050_0 .net *"_ivl_4", 0 0, L_0x55556916ef30;  1 drivers
v0x555568f5c130_0 .net *"_ivl_6", 0 0, L_0x55556916efa0;  1 drivers
v0x555568f5cf40_0 .net *"_ivl_8", 0 0, L_0x55556916f010;  1 drivers
S_0x555568f59530 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f61a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916f440 .functor XOR 1, L_0x55556916f8b0, L_0x55556916f9e0, C4<0>, C4<0>;
L_0x55556916f4b0 .functor XOR 1, L_0x55556916f440, L_0x55556916fb10, C4<0>, C4<0>;
L_0x55556916f520 .functor AND 1, L_0x55556916f8b0, L_0x55556916f9e0, C4<1>, C4<1>;
L_0x55556916f5e0 .functor XOR 1, L_0x55556916f8b0, L_0x55556916f9e0, C4<0>, C4<0>;
L_0x55556916f650 .functor AND 1, L_0x55556916fb10, L_0x55556916f5e0, C4<1>, C4<1>;
L_0x55556916f760 .functor OR 1, L_0x55556916f520, L_0x55556916f650, C4<0>, C4<0>;
v0x555568f5a610_0 .net "A", 0 0, L_0x55556916f8b0;  1 drivers
v0x555568f56970_0 .net "B", 0 0, L_0x55556916f9e0;  1 drivers
v0x555568f56a30_0 .net "Cin", 0 0, L_0x55556916fb10;  1 drivers
v0x555568f579a0_0 .net "Cout", 0 0, L_0x55556916f760;  1 drivers
v0x555568f57a60_0 .net "Sum", 0 0, L_0x55556916f4b0;  1 drivers
v0x555568f54120_0 .net *"_ivl_0", 0 0, L_0x55556916f440;  1 drivers
v0x555568f54200_0 .net *"_ivl_4", 0 0, L_0x55556916f520;  1 drivers
v0x555568f55150_0 .net *"_ivl_6", 0 0, L_0x55556916f5e0;  1 drivers
v0x555568f55230_0 .net *"_ivl_8", 0 0, L_0x55556916f650;  1 drivers
S_0x555568f50420 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f61a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556916fbb0 .functor XOR 1, L_0x5555691700c0, L_0x555569170230, C4<0>, C4<0>;
L_0x55556916fc20 .functor XOR 1, L_0x55556916fbb0, L_0x555569170360, C4<0>, C4<0>;
L_0x55556916fce0 .functor AND 1, L_0x5555691700c0, L_0x555569170230, C4<1>, C4<1>;
L_0x55556916fdf0 .functor XOR 1, L_0x5555691700c0, L_0x555569170230, C4<0>, C4<0>;
L_0x55556916fe60 .functor AND 1, L_0x555569170360, L_0x55556916fdf0, C4<1>, C4<1>;
L_0x55556916ff70 .functor OR 1, L_0x55556916fce0, L_0x55556916fe60, C4<0>, C4<0>;
v0x555568f4d910_0 .net "A", 0 0, L_0x5555691700c0;  1 drivers
v0x555568f50a10_0 .net "B", 0 0, L_0x555569170230;  1 drivers
v0x555568f50ab0_0 .net "Cin", 0 0, L_0x555569170360;  1 drivers
v0x555568f51900_0 .net "Cout", 0 0, L_0x55556916ff70;  1 drivers
v0x555568f519c0_0 .net "Sum", 0 0, L_0x55556916fc20;  1 drivers
v0x555568f4def0_0 .net *"_ivl_0", 0 0, L_0x55556916fbb0;  1 drivers
v0x555568f4dfb0_0 .net *"_ivl_4", 0 0, L_0x55556916fce0;  1 drivers
v0x555568f4ef20_0 .net *"_ivl_6", 0 0, L_0x55556916fdf0;  1 drivers
v0x555568f4f000_0 .net *"_ivl_8", 0 0, L_0x55556916fe60;  1 drivers
S_0x555568f4b330 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f61a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569170590 .functor XOR 1, L_0x555569170ab0, L_0x555569170c70, C4<0>, C4<0>;
L_0x555569170600 .functor XOR 1, L_0x555569170590, L_0x555569170e30, C4<0>, C4<0>;
L_0x5555691706c0 .functor AND 1, L_0x555569170ab0, L_0x555569170c70, C4<1>, C4<1>;
L_0x5555691707d0 .functor XOR 1, L_0x555569170ab0, L_0x555569170c70, C4<0>, C4<0>;
L_0x555569170840 .functor AND 1, L_0x555569170e30, L_0x5555691707d0, C4<1>, C4<1>;
L_0x555569170950 .functor OR 1, L_0x5555691706c0, L_0x555569170840, C4<0>, C4<0>;
v0x555568f4c410_0 .net "A", 0 0, L_0x555569170ab0;  1 drivers
v0x555568f48ae0_0 .net "B", 0 0, L_0x555569170c70;  1 drivers
v0x555568f48ba0_0 .net "Cin", 0 0, L_0x555569170e30;  1 drivers
v0x555568f49b10_0 .net "Cout", 0 0, L_0x555569170950;  alias, 1 drivers
v0x555568f49bd0_0 .net "Sum", 0 0, L_0x555569170600;  1 drivers
v0x555568f44de0_0 .net *"_ivl_0", 0 0, L_0x555569170590;  1 drivers
v0x555568f44ec0_0 .net *"_ivl_4", 0 0, L_0x5555691706c0;  1 drivers
v0x555568f42220_0 .net *"_ivl_6", 0 0, L_0x5555691707d0;  1 drivers
v0x555568f42300_0 .net *"_ivl_8", 0 0, L_0x555569170840;  1 drivers
S_0x555568f438e0 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568e87670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568f1ff60_0 .net "A", 3 0, L_0x5555691735f0;  1 drivers
v0x555568f20060_0 .net "B", 3 0, L_0x555569173690;  1 drivers
v0x555568f23110_0 .net "Cin", 0 0, L_0x555569173730;  1 drivers
v0x555568f231e0_0 .net "Cout", 0 0, L_0x555569172ed0;  1 drivers
v0x555568f24000_0 .net "Sum", 3 0, L_0x555569173550;  1 drivers
v0x555568f240a0_0 .net "carry", 2 0, L_0x5555691729d0;  1 drivers
L_0x555569171760 .part L_0x5555691735f0, 0, 1;
L_0x555569171890 .part L_0x555569173690, 0, 1;
L_0x555569171e30 .part L_0x5555691735f0, 1, 1;
L_0x555569171f60 .part L_0x555569173690, 1, 1;
L_0x555569172090 .part L_0x5555691729d0, 0, 1;
L_0x555569172640 .part L_0x5555691735f0, 2, 1;
L_0x5555691727b0 .part L_0x555569173690, 2, 1;
L_0x5555691728e0 .part L_0x5555691729d0, 1, 1;
L_0x5555691729d0 .concat8 [ 1 1 1 0], L_0x555569171650, L_0x555569171ce0, L_0x5555691724f0;
L_0x555569173030 .part L_0x5555691735f0, 3, 1;
L_0x5555691731f0 .part L_0x555569173690, 3, 1;
L_0x5555691733b0 .part L_0x5555691729d0, 2, 1;
L_0x555569173550 .concat8 [ 1 1 1 1], L_0x5555691713a0, L_0x555569171a30, L_0x5555691721a0, L_0x555569172b80;
S_0x555568f40d20 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f438e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569171330 .functor XOR 1, L_0x555569171760, L_0x555569171890, C4<0>, C4<0>;
L_0x5555691713a0 .functor XOR 1, L_0x555569171330, L_0x555569173730, C4<0>, C4<0>;
L_0x555569171410 .functor AND 1, L_0x555569171760, L_0x555569171890, C4<1>, C4<1>;
L_0x555569171520 .functor XOR 1, L_0x555569171760, L_0x555569171890, C4<0>, C4<0>;
L_0x555569171590 .functor AND 1, L_0x555569173730, L_0x555569171520, C4<1>, C4<1>;
L_0x555569171650 .functor OR 1, L_0x555569171410, L_0x555569171590, C4<0>, C4<0>;
v0x555568f3d4a0_0 .net "A", 0 0, L_0x555569171760;  1 drivers
v0x555568f3d540_0 .net "B", 0 0, L_0x555569171890;  1 drivers
v0x555568f3e4d0_0 .net "Cin", 0 0, L_0x555569173730;  alias, 1 drivers
v0x555568f3e5a0_0 .net "Cout", 0 0, L_0x555569171650;  1 drivers
v0x555568f397a0_0 .net "Sum", 0 0, L_0x5555691713a0;  1 drivers
v0x555568f39840_0 .net *"_ivl_0", 0 0, L_0x555569171330;  1 drivers
v0x555568f36be0_0 .net *"_ivl_4", 0 0, L_0x555569171410;  1 drivers
v0x555568f36cc0_0 .net *"_ivl_6", 0 0, L_0x555569171520;  1 drivers
v0x555568f39d90_0 .net *"_ivl_8", 0 0, L_0x555569171590;  1 drivers
S_0x555568f3ac80 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f438e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691719c0 .functor XOR 1, L_0x555569171e30, L_0x555569171f60, C4<0>, C4<0>;
L_0x555569171a30 .functor XOR 1, L_0x5555691719c0, L_0x555569172090, C4<0>, C4<0>;
L_0x555569171aa0 .functor AND 1, L_0x555569171e30, L_0x555569171f60, C4<1>, C4<1>;
L_0x555569171b60 .functor XOR 1, L_0x555569171e30, L_0x555569171f60, C4<0>, C4<0>;
L_0x555569171bd0 .functor AND 1, L_0x555569172090, L_0x555569171b60, C4<1>, C4<1>;
L_0x555569171ce0 .functor OR 1, L_0x555569171aa0, L_0x555569171bd0, C4<0>, C4<0>;
v0x555568f37320_0 .net "A", 0 0, L_0x555569171e30;  1 drivers
v0x555568f382a0_0 .net "B", 0 0, L_0x555569171f60;  1 drivers
v0x555568f38360_0 .net "Cin", 0 0, L_0x555569172090;  1 drivers
v0x555568f346b0_0 .net "Cout", 0 0, L_0x555569171ce0;  1 drivers
v0x555568f34770_0 .net "Sum", 0 0, L_0x555569171a30;  1 drivers
v0x555568f356e0_0 .net *"_ivl_0", 0 0, L_0x5555691719c0;  1 drivers
v0x555568f357c0_0 .net *"_ivl_4", 0 0, L_0x555569171aa0;  1 drivers
v0x555568f31e60_0 .net *"_ivl_6", 0 0, L_0x555569171b60;  1 drivers
v0x555568f31f40_0 .net *"_ivl_8", 0 0, L_0x555569171bd0;  1 drivers
S_0x555568f32e90 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f438e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569172130 .functor XOR 1, L_0x555569172640, L_0x5555691727b0, C4<0>, C4<0>;
L_0x5555691721a0 .functor XOR 1, L_0x555569172130, L_0x5555691728e0, C4<0>, C4<0>;
L_0x555569172260 .functor AND 1, L_0x555569172640, L_0x5555691727b0, C4<1>, C4<1>;
L_0x555569172370 .functor XOR 1, L_0x555569172640, L_0x5555691727b0, C4<0>, C4<0>;
L_0x5555691723e0 .functor AND 1, L_0x5555691728e0, L_0x555569172370, C4<1>, C4<1>;
L_0x5555691724f0 .functor OR 1, L_0x555569172260, L_0x5555691723e0, C4<0>, C4<0>;
v0x555568f2e210_0 .net "A", 0 0, L_0x555569172640;  1 drivers
v0x555568f2b5a0_0 .net "B", 0 0, L_0x5555691727b0;  1 drivers
v0x555568f2b660_0 .net "Cin", 0 0, L_0x5555691728e0;  1 drivers
v0x555568f2e750_0 .net "Cout", 0 0, L_0x5555691724f0;  1 drivers
v0x555568f2e810_0 .net "Sum", 0 0, L_0x5555691721a0;  1 drivers
v0x555568f2f640_0 .net *"_ivl_0", 0 0, L_0x555569172130;  1 drivers
v0x555568f2f720_0 .net *"_ivl_4", 0 0, L_0x555569172260;  1 drivers
v0x555568f2bc30_0 .net *"_ivl_6", 0 0, L_0x555569172370;  1 drivers
v0x555568f2bd10_0 .net *"_ivl_8", 0 0, L_0x5555691723e0;  1 drivers
S_0x555568f2cc60 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f438e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569172b10 .functor XOR 1, L_0x555569173030, L_0x5555691731f0, C4<0>, C4<0>;
L_0x555569172b80 .functor XOR 1, L_0x555569172b10, L_0x5555691733b0, C4<0>, C4<0>;
L_0x555569172c40 .functor AND 1, L_0x555569173030, L_0x5555691731f0, C4<1>, C4<1>;
L_0x555569172d50 .functor XOR 1, L_0x555569173030, L_0x5555691731f0, C4<0>, C4<0>;
L_0x555569172dc0 .functor AND 1, L_0x5555691733b0, L_0x555569172d50, C4<1>, C4<1>;
L_0x555569172ed0 .functor OR 1, L_0x555569172c40, L_0x555569172dc0, C4<0>, C4<0>;
v0x555568f29120_0 .net "A", 0 0, L_0x555569173030;  1 drivers
v0x555568f2a0a0_0 .net "B", 0 0, L_0x5555691731f0;  1 drivers
v0x555568f2a160_0 .net "Cin", 0 0, L_0x5555691733b0;  1 drivers
v0x555568f26820_0 .net "Cout", 0 0, L_0x555569172ed0;  alias, 1 drivers
v0x555568f268e0_0 .net "Sum", 0 0, L_0x555569172b80;  1 drivers
v0x555568f27850_0 .net *"_ivl_0", 0 0, L_0x555569172b10;  1 drivers
v0x555568f27930_0 .net *"_ivl_4", 0 0, L_0x555569172c40;  1 drivers
v0x555568f22b20_0 .net *"_ivl_6", 0 0, L_0x555569172d50;  1 drivers
v0x555568f22c00_0 .net *"_ivl_8", 0 0, L_0x555569172dc0;  1 drivers
S_0x555568f205f0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568e87670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568f03110_0 .net "A", 3 0, L_0x555569175ae0;  1 drivers
v0x555568f03210_0 .net "B", 3 0, L_0x555569175bf0;  1 drivers
v0x555568f03ec0_0 .net "Cin", 0 0, L_0x555569175c90;  1 drivers
v0x555568f03f90_0 .net "Cout", 0 0, L_0x555569175360;  1 drivers
v0x555568eff4b0_0 .net "Sum", 3 0, L_0x555569175a40;  1 drivers
v0x555568eff550_0 .net "carry", 2 0, L_0x555569174e60;  1 drivers
L_0x555569173bf0 .part L_0x555569175ae0, 0, 1;
L_0x555569173d20 .part L_0x555569175bf0, 0, 1;
L_0x5555691742c0 .part L_0x555569175ae0, 1, 1;
L_0x5555691743f0 .part L_0x555569175bf0, 1, 1;
L_0x555569174520 .part L_0x555569174e60, 0, 1;
L_0x555569174ad0 .part L_0x555569175ae0, 2, 1;
L_0x555569174c40 .part L_0x555569175bf0, 2, 1;
L_0x555569174d70 .part L_0x555569174e60, 1, 1;
L_0x555569174e60 .concat8 [ 1 1 1 0], L_0x555569173ae0, L_0x555569174170, L_0x555569174980;
L_0x5555691754c0 .part L_0x555569175ae0, 3, 1;
L_0x5555691756e0 .part L_0x555569175bf0, 3, 1;
L_0x5555691758a0 .part L_0x555569174e60, 2, 1;
L_0x555569175a40 .concat8 [ 1 1 1 1], L_0x5555691738d0, L_0x555569173ec0, L_0x555569174630, L_0x555569175010;
S_0x555568f1da30 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568f205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569173860 .functor XOR 1, L_0x555569173bf0, L_0x555569173d20, C4<0>, C4<0>;
L_0x5555691738d0 .functor XOR 1, L_0x555569173860, L_0x555569175c90, C4<0>, C4<0>;
L_0x555569173940 .functor AND 1, L_0x555569173bf0, L_0x555569173d20, C4<1>, C4<1>;
L_0x5555691739b0 .functor XOR 1, L_0x555569173bf0, L_0x555569173d20, C4<0>, C4<0>;
L_0x555569173a20 .functor AND 1, L_0x555569175c90, L_0x5555691739b0, C4<1>, C4<1>;
L_0x555569173ae0 .functor OR 1, L_0x555569173940, L_0x555569173a20, C4<0>, C4<0>;
v0x555568f1ea60_0 .net "A", 0 0, L_0x555569173bf0;  1 drivers
v0x555568f1eb00_0 .net "B", 0 0, L_0x555569173d20;  1 drivers
v0x555568f1b1e0_0 .net "Cin", 0 0, L_0x555569175c90;  alias, 1 drivers
v0x555568f1b2b0_0 .net "Cout", 0 0, L_0x555569173ae0;  1 drivers
v0x555568f1c210_0 .net "Sum", 0 0, L_0x5555691738d0;  1 drivers
v0x555568f1c2b0_0 .net *"_ivl_0", 0 0, L_0x555569173860;  1 drivers
v0x555568f177c0_0 .net *"_ivl_4", 0 0, L_0x555569173940;  1 drivers
v0x555568f178a0_0 .net *"_ivl_6", 0 0, L_0x5555691739b0;  1 drivers
v0x555568f14c00_0 .net *"_ivl_8", 0 0, L_0x555569173a20;  1 drivers
S_0x555568f17db0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568f205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569173e50 .functor XOR 1, L_0x5555691742c0, L_0x5555691743f0, C4<0>, C4<0>;
L_0x555569173ec0 .functor XOR 1, L_0x555569173e50, L_0x555569174520, C4<0>, C4<0>;
L_0x555569173f30 .functor AND 1, L_0x5555691742c0, L_0x5555691743f0, C4<1>, C4<1>;
L_0x555569173ff0 .functor XOR 1, L_0x5555691742c0, L_0x5555691743f0, C4<0>, C4<0>;
L_0x555569174060 .functor AND 1, L_0x555569174520, L_0x555569173ff0, C4<1>, C4<1>;
L_0x555569174170 .functor OR 1, L_0x555569173f30, L_0x555569174060, C4<0>, C4<0>;
v0x555568f18d50_0 .net "A", 0 0, L_0x5555691742c0;  1 drivers
v0x555568f15290_0 .net "B", 0 0, L_0x5555691743f0;  1 drivers
v0x555568f15350_0 .net "Cin", 0 0, L_0x555569174520;  1 drivers
v0x555568f162c0_0 .net "Cout", 0 0, L_0x555569174170;  1 drivers
v0x555568f16380_0 .net "Sum", 0 0, L_0x555569173ec0;  1 drivers
v0x555568f126d0_0 .net *"_ivl_0", 0 0, L_0x555569173e50;  1 drivers
v0x555568f127b0_0 .net *"_ivl_4", 0 0, L_0x555569173f30;  1 drivers
v0x555568f13700_0 .net *"_ivl_6", 0 0, L_0x555569173ff0;  1 drivers
v0x555568f137e0_0 .net *"_ivl_8", 0 0, L_0x555569174060;  1 drivers
S_0x555568f0fcd0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568f205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691745c0 .functor XOR 1, L_0x555569174ad0, L_0x555569174c40, C4<0>, C4<0>;
L_0x555569174630 .functor XOR 1, L_0x5555691745c0, L_0x555569174d70, C4<0>, C4<0>;
L_0x5555691746f0 .functor AND 1, L_0x555569174ad0, L_0x555569174c40, C4<1>, C4<1>;
L_0x555569174800 .functor XOR 1, L_0x555569174ad0, L_0x555569174c40, C4<0>, C4<0>;
L_0x555569174870 .functor AND 1, L_0x555569174d70, L_0x555569174800, C4<1>, C4<1>;
L_0x555569174980 .functor OR 1, L_0x5555691746f0, L_0x555569174870, C4<0>, C4<0>;
v0x555568f10db0_0 .net "A", 0 0, L_0x555569174ad0;  1 drivers
v0x555568ebdef0_0 .net "B", 0 0, L_0x555569174c40;  1 drivers
v0x555568ebdf90_0 .net "Cin", 0 0, L_0x555569174d70;  1 drivers
v0x555568f04af0_0 .net "Cout", 0 0, L_0x555569174980;  1 drivers
v0x555568f04bb0_0 .net "Sum", 0 0, L_0x555569174630;  1 drivers
v0x555568f0a4f0_0 .net *"_ivl_0", 0 0, L_0x5555691745c0;  1 drivers
v0x555568f0a5b0_0 .net *"_ivl_4", 0 0, L_0x5555691746f0;  1 drivers
v0x555568f07930_0 .net *"_ivl_6", 0 0, L_0x555569174800;  1 drivers
v0x555568f07a10_0 .net *"_ivl_8", 0 0, L_0x555569174870;  1 drivers
S_0x555568f0aae0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568f205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569174fa0 .functor XOR 1, L_0x5555691754c0, L_0x5555691756e0, C4<0>, C4<0>;
L_0x555569175010 .functor XOR 1, L_0x555569174fa0, L_0x5555691758a0, C4<0>, C4<0>;
L_0x5555691750d0 .functor AND 1, L_0x5555691754c0, L_0x5555691756e0, C4<1>, C4<1>;
L_0x5555691751e0 .functor XOR 1, L_0x5555691754c0, L_0x5555691756e0, C4<0>, C4<0>;
L_0x555569175250 .functor AND 1, L_0x5555691758a0, L_0x5555691751e0, C4<1>, C4<1>;
L_0x555569175360 .functor OR 1, L_0x5555691750d0, L_0x555569175250, C4<0>, C4<0>;
v0x555568f0ba80_0 .net "A", 0 0, L_0x5555691754c0;  1 drivers
v0x555568f07fc0_0 .net "B", 0 0, L_0x5555691756e0;  1 drivers
v0x555568f08080_0 .net "Cin", 0 0, L_0x5555691758a0;  1 drivers
v0x555568f08ff0_0 .net "Cout", 0 0, L_0x555569175360;  alias, 1 drivers
v0x555568f090b0_0 .net "Sum", 0 0, L_0x555569175010;  1 drivers
v0x555568f054a0_0 .net *"_ivl_0", 0 0, L_0x555569174fa0;  1 drivers
v0x555568f05580_0 .net *"_ivl_4", 0 0, L_0x5555691750d0;  1 drivers
v0x555568f064d0_0 .net *"_ivl_6", 0 0, L_0x5555691751e0;  1 drivers
v0x555568f065b0_0 .net *"_ivl_8", 0 0, L_0x555569175250;  1 drivers
S_0x555568efc8f0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568e87670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ee4770_0 .net "A", 3 0, L_0x555569178000;  1 drivers
v0x555568ee4870_0 .net "B", 3 0, L_0x5555691780a0;  1 drivers
v0x555568ee0ef0_0 .net "Cin", 0 0, L_0x5555691781d0;  1 drivers
v0x555568ee0fc0_0 .net "Cout", 0 0, L_0x5555691778e0;  1 drivers
v0x555568ee1f20_0 .net "Sum", 3 0, L_0x555569177f60;  1 drivers
v0x555568ee1fc0_0 .net "carry", 2 0, L_0x5555691773e0;  1 drivers
L_0x555569176170 .part L_0x555569178000, 0, 1;
L_0x5555691762a0 .part L_0x5555691780a0, 0, 1;
L_0x555569176840 .part L_0x555569178000, 1, 1;
L_0x555569176970 .part L_0x5555691780a0, 1, 1;
L_0x555569176aa0 .part L_0x5555691773e0, 0, 1;
L_0x555569177050 .part L_0x555569178000, 2, 1;
L_0x5555691771c0 .part L_0x5555691780a0, 2, 1;
L_0x5555691772f0 .part L_0x5555691773e0, 1, 1;
L_0x5555691773e0 .concat8 [ 1 1 1 0], L_0x555569176060, L_0x5555691766f0, L_0x555569176f00;
L_0x555569177a40 .part L_0x555569178000, 3, 1;
L_0x555569177c00 .part L_0x5555691780a0, 3, 1;
L_0x555569177dc0 .part L_0x5555691773e0, 2, 1;
L_0x555569177f60 .concat8 [ 1 1 1 1], L_0x555569175e50, L_0x555569176440, L_0x555569176bb0, L_0x555569177590;
S_0x555568f00990 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568efc8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569175b80 .functor XOR 1, L_0x555569176170, L_0x5555691762a0, C4<0>, C4<0>;
L_0x555569175e50 .functor XOR 1, L_0x555569175b80, L_0x5555691781d0, C4<0>, C4<0>;
L_0x555569175ec0 .functor AND 1, L_0x555569176170, L_0x5555691762a0, C4<1>, C4<1>;
L_0x555569175f30 .functor XOR 1, L_0x555569176170, L_0x5555691762a0, C4<0>, C4<0>;
L_0x555569175fa0 .functor AND 1, L_0x5555691781d0, L_0x555569175f30, C4<1>, C4<1>;
L_0x555569176060 .functor OR 1, L_0x555569175ec0, L_0x555569175fa0, C4<0>, C4<0>;
v0x555568efcf80_0 .net "A", 0 0, L_0x555569176170;  1 drivers
v0x555568efd020_0 .net "B", 0 0, L_0x5555691762a0;  1 drivers
v0x555568efdfb0_0 .net "Cin", 0 0, L_0x5555691781d0;  alias, 1 drivers
v0x555568efe080_0 .net "Cout", 0 0, L_0x555569176060;  1 drivers
v0x555568efa3c0_0 .net "Sum", 0 0, L_0x555569175e50;  1 drivers
v0x555568efa460_0 .net *"_ivl_0", 0 0, L_0x555569175b80;  1 drivers
v0x555568efb3f0_0 .net *"_ivl_4", 0 0, L_0x555569175ec0;  1 drivers
v0x555568efb4d0_0 .net *"_ivl_6", 0 0, L_0x555569175f30;  1 drivers
v0x555568ef7b70_0 .net *"_ivl_8", 0 0, L_0x555569175fa0;  1 drivers
S_0x555568ef8ba0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568efc8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691763d0 .functor XOR 1, L_0x555569176840, L_0x555569176970, C4<0>, C4<0>;
L_0x555569176440 .functor XOR 1, L_0x5555691763d0, L_0x555569176aa0, C4<0>, C4<0>;
L_0x5555691764b0 .functor AND 1, L_0x555569176840, L_0x555569176970, C4<1>, C4<1>;
L_0x555569176570 .functor XOR 1, L_0x555569176840, L_0x555569176970, C4<0>, C4<0>;
L_0x5555691765e0 .functor AND 1, L_0x555569176aa0, L_0x555569176570, C4<1>, C4<1>;
L_0x5555691766f0 .functor OR 1, L_0x5555691764b0, L_0x5555691765e0, C4<0>, C4<0>;
v0x555568ef3f20_0 .net "A", 0 0, L_0x555569176840;  1 drivers
v0x555568ef12b0_0 .net "B", 0 0, L_0x555569176970;  1 drivers
v0x555568ef1370_0 .net "Cin", 0 0, L_0x555569176aa0;  1 drivers
v0x555568ef4460_0 .net "Cout", 0 0, L_0x5555691766f0;  1 drivers
v0x555568ef4520_0 .net "Sum", 0 0, L_0x555569176440;  1 drivers
v0x555568ef5350_0 .net *"_ivl_0", 0 0, L_0x5555691763d0;  1 drivers
v0x555568ef5430_0 .net *"_ivl_4", 0 0, L_0x5555691764b0;  1 drivers
v0x555568ef1940_0 .net *"_ivl_6", 0 0, L_0x555569176570;  1 drivers
v0x555568ef1a20_0 .net *"_ivl_8", 0 0, L_0x5555691765e0;  1 drivers
S_0x555568ef2970 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568efc8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569176b40 .functor XOR 1, L_0x555569177050, L_0x5555691771c0, C4<0>, C4<0>;
L_0x555569176bb0 .functor XOR 1, L_0x555569176b40, L_0x5555691772f0, C4<0>, C4<0>;
L_0x555569176c70 .functor AND 1, L_0x555569177050, L_0x5555691771c0, C4<1>, C4<1>;
L_0x555569176d80 .functor XOR 1, L_0x555569177050, L_0x5555691771c0, C4<0>, C4<0>;
L_0x555569176df0 .functor AND 1, L_0x5555691772f0, L_0x555569176d80, C4<1>, C4<1>;
L_0x555569176f00 .functor OR 1, L_0x555569176c70, L_0x555569176df0, C4<0>, C4<0>;
v0x555568eeee30_0 .net "A", 0 0, L_0x555569177050;  1 drivers
v0x555568eefdb0_0 .net "B", 0 0, L_0x5555691771c0;  1 drivers
v0x555568eefe70_0 .net "Cin", 0 0, L_0x5555691772f0;  1 drivers
v0x555568eec530_0 .net "Cout", 0 0, L_0x555569176f00;  1 drivers
v0x555568eec5f0_0 .net "Sum", 0 0, L_0x555569176bb0;  1 drivers
v0x555568eed560_0 .net *"_ivl_0", 0 0, L_0x555569176b40;  1 drivers
v0x555568eed640_0 .net *"_ivl_4", 0 0, L_0x555569176c70;  1 drivers
v0x555568ee8830_0 .net *"_ivl_6", 0 0, L_0x555569176d80;  1 drivers
v0x555568ee8910_0 .net *"_ivl_8", 0 0, L_0x555569176df0;  1 drivers
S_0x555568ee5c70 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568efc8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569177520 .functor XOR 1, L_0x555569177a40, L_0x555569177c00, C4<0>, C4<0>;
L_0x555569177590 .functor XOR 1, L_0x555569177520, L_0x555569177dc0, C4<0>, C4<0>;
L_0x555569177650 .functor AND 1, L_0x555569177a40, L_0x555569177c00, C4<1>, C4<1>;
L_0x555569177760 .functor XOR 1, L_0x555569177a40, L_0x555569177c00, C4<0>, C4<0>;
L_0x5555691777d0 .functor AND 1, L_0x555569177dc0, L_0x555569177760, C4<1>, C4<1>;
L_0x5555691778e0 .functor OR 1, L_0x555569177650, L_0x5555691777d0, C4<0>, C4<0>;
v0x555568ee8ed0_0 .net "A", 0 0, L_0x555569177a40;  1 drivers
v0x555568ee9d10_0 .net "B", 0 0, L_0x555569177c00;  1 drivers
v0x555568ee9dd0_0 .net "Cin", 0 0, L_0x555569177dc0;  1 drivers
v0x555568ee6300_0 .net "Cout", 0 0, L_0x5555691778e0;  alias, 1 drivers
v0x555568ee63c0_0 .net "Sum", 0 0, L_0x555569177590;  1 drivers
v0x555568ee7330_0 .net *"_ivl_0", 0 0, L_0x555569177520;  1 drivers
v0x555568ee7410_0 .net *"_ivl_4", 0 0, L_0x555569177650;  1 drivers
v0x555568ee3740_0 .net *"_ivl_6", 0 0, L_0x555569177760;  1 drivers
v0x555568ee3820_0 .net *"_ivl_8", 0 0, L_0x5555691777d0;  1 drivers
S_0x555568edd1f0 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568e87670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ec1480_0 .net "A", 3 0, L_0x55556917a4e0;  1 drivers
v0x555568ec1580_0 .net "B", 3 0, L_0x55556917a620;  1 drivers
v0x555568ec24b0_0 .net "Cin", 0 0, L_0x55556917a6c0;  1 drivers
v0x555568ec2580_0 .net "Cout", 0 0, L_0x555569179dc0;  1 drivers
v0x555568ebec30_0 .net "Sum", 3 0, L_0x55556917a440;  1 drivers
v0x555568ebecd0_0 .net "carry", 2 0, L_0x5555691798c0;  1 drivers
L_0x555569178650 .part L_0x55556917a4e0, 0, 1;
L_0x555569178780 .part L_0x55556917a620, 0, 1;
L_0x555569178d20 .part L_0x55556917a4e0, 1, 1;
L_0x555569178e50 .part L_0x55556917a620, 1, 1;
L_0x555569178f80 .part L_0x5555691798c0, 0, 1;
L_0x555569179530 .part L_0x55556917a4e0, 2, 1;
L_0x5555691796a0 .part L_0x55556917a620, 2, 1;
L_0x5555691797d0 .part L_0x5555691798c0, 1, 1;
L_0x5555691798c0 .concat8 [ 1 1 1 0], L_0x555569178540, L_0x555569178bd0, L_0x5555691793e0;
L_0x555569179f20 .part L_0x55556917a4e0, 3, 1;
L_0x55556917a0e0 .part L_0x55556917a620, 3, 1;
L_0x55556917a2a0 .part L_0x5555691798c0, 2, 1;
L_0x55556917a440 .concat8 [ 1 1 1 1], L_0x5555691782e0, L_0x555569178920, L_0x555569179090, L_0x555569179a70;
S_0x555568edd7e0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568edd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569178270 .functor XOR 1, L_0x555569178650, L_0x555569178780, C4<0>, C4<0>;
L_0x5555691782e0 .functor XOR 1, L_0x555569178270, L_0x55556917a6c0, C4<0>, C4<0>;
L_0x555569178350 .functor AND 1, L_0x555569178650, L_0x555569178780, C4<1>, C4<1>;
L_0x555569178410 .functor XOR 1, L_0x555569178650, L_0x555569178780, C4<0>, C4<0>;
L_0x555569178480 .functor AND 1, L_0x55556917a6c0, L_0x555569178410, C4<1>, C4<1>;
L_0x555569178540 .functor OR 1, L_0x555569178350, L_0x555569178480, C4<0>, C4<0>;
v0x555568ede6d0_0 .net "A", 0 0, L_0x555569178650;  1 drivers
v0x555568ede770_0 .net "B", 0 0, L_0x555569178780;  1 drivers
v0x555568edacc0_0 .net "Cin", 0 0, L_0x55556917a6c0;  alias, 1 drivers
v0x555568edad90_0 .net "Cout", 0 0, L_0x555569178540;  1 drivers
v0x555568edbcf0_0 .net "Sum", 0 0, L_0x5555691782e0;  1 drivers
v0x555568edbd90_0 .net *"_ivl_0", 0 0, L_0x555569178270;  1 drivers
v0x555568ed8100_0 .net *"_ivl_4", 0 0, L_0x555569178350;  1 drivers
v0x555568ed81e0_0 .net *"_ivl_6", 0 0, L_0x555569178410;  1 drivers
v0x555568ed9130_0 .net *"_ivl_8", 0 0, L_0x555569178480;  1 drivers
S_0x555568ed58b0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568edd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691788b0 .functor XOR 1, L_0x555569178d20, L_0x555569178e50, C4<0>, C4<0>;
L_0x555569178920 .functor XOR 1, L_0x5555691788b0, L_0x555569178f80, C4<0>, C4<0>;
L_0x555569178990 .functor AND 1, L_0x555569178d20, L_0x555569178e50, C4<1>, C4<1>;
L_0x555569178a50 .functor XOR 1, L_0x555569178d20, L_0x555569178e50, C4<0>, C4<0>;
L_0x555569178ac0 .functor AND 1, L_0x555569178f80, L_0x555569178a50, C4<1>, C4<1>;
L_0x555569178bd0 .functor OR 1, L_0x555569178990, L_0x555569178ac0, C4<0>, C4<0>;
v0x555568ed6990_0 .net "A", 0 0, L_0x555569178d20;  1 drivers
v0x555568ed1bb0_0 .net "B", 0 0, L_0x555569178e50;  1 drivers
v0x555568ed1c70_0 .net "Cin", 0 0, L_0x555569178f80;  1 drivers
v0x555568eceff0_0 .net "Cout", 0 0, L_0x555569178bd0;  1 drivers
v0x555568ecf0b0_0 .net "Sum", 0 0, L_0x555569178920;  1 drivers
v0x555568ed21a0_0 .net *"_ivl_0", 0 0, L_0x5555691788b0;  1 drivers
v0x555568ed2280_0 .net *"_ivl_4", 0 0, L_0x555569178990;  1 drivers
v0x555568ed3090_0 .net *"_ivl_6", 0 0, L_0x555569178a50;  1 drivers
v0x555568ed3170_0 .net *"_ivl_8", 0 0, L_0x555569178ac0;  1 drivers
S_0x555568ecf680 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568edd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569179020 .functor XOR 1, L_0x555569179530, L_0x5555691796a0, C4<0>, C4<0>;
L_0x555569179090 .functor XOR 1, L_0x555569179020, L_0x5555691797d0, C4<0>, C4<0>;
L_0x555569179150 .functor AND 1, L_0x555569179530, L_0x5555691796a0, C4<1>, C4<1>;
L_0x555569179260 .functor XOR 1, L_0x555569179530, L_0x5555691796a0, C4<0>, C4<0>;
L_0x5555691792d0 .functor AND 1, L_0x5555691797d0, L_0x555569179260, C4<1>, C4<1>;
L_0x5555691793e0 .functor OR 1, L_0x555569179150, L_0x5555691792d0, C4<0>, C4<0>;
v0x555568ed0760_0 .net "A", 0 0, L_0x555569179530;  1 drivers
v0x555568eccac0_0 .net "B", 0 0, L_0x5555691796a0;  1 drivers
v0x555568eccb80_0 .net "Cin", 0 0, L_0x5555691797d0;  1 drivers
v0x555568ecdaf0_0 .net "Cout", 0 0, L_0x5555691793e0;  1 drivers
v0x555568ecdbb0_0 .net "Sum", 0 0, L_0x555569179090;  1 drivers
v0x555568eca270_0 .net *"_ivl_0", 0 0, L_0x555569179020;  1 drivers
v0x555568eca350_0 .net *"_ivl_4", 0 0, L_0x555569179150;  1 drivers
v0x555568ecb2a0_0 .net *"_ivl_6", 0 0, L_0x555569179260;  1 drivers
v0x555568ecb380_0 .net *"_ivl_8", 0 0, L_0x5555691792d0;  1 drivers
S_0x555568ec6570 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568edd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569179a00 .functor XOR 1, L_0x555569179f20, L_0x55556917a0e0, C4<0>, C4<0>;
L_0x555569179a70 .functor XOR 1, L_0x555569179a00, L_0x55556917a2a0, C4<0>, C4<0>;
L_0x555569179b30 .functor AND 1, L_0x555569179f20, L_0x55556917a0e0, C4<1>, C4<1>;
L_0x555569179c40 .functor XOR 1, L_0x555569179f20, L_0x55556917a0e0, C4<0>, C4<0>;
L_0x555569179cb0 .functor AND 1, L_0x55556917a2a0, L_0x555569179c40, C4<1>, C4<1>;
L_0x555569179dc0 .functor OR 1, L_0x555569179b30, L_0x555569179cb0, C4<0>, C4<0>;
v0x555568ec3a60_0 .net "A", 0 0, L_0x555569179f20;  1 drivers
v0x555568ec6b60_0 .net "B", 0 0, L_0x55556917a0e0;  1 drivers
v0x555568ec6c20_0 .net "Cin", 0 0, L_0x55556917a2a0;  1 drivers
v0x555568ec7a50_0 .net "Cout", 0 0, L_0x555569179dc0;  alias, 1 drivers
v0x555568ec7b10_0 .net "Sum", 0 0, L_0x555569179a70;  1 drivers
v0x555568ec4040_0 .net *"_ivl_0", 0 0, L_0x555569179a00;  1 drivers
v0x555568ec4120_0 .net *"_ivl_4", 0 0, L_0x555569179b30;  1 drivers
v0x555568ec5070_0 .net *"_ivl_6", 0 0, L_0x555569179c40;  1 drivers
v0x555568ec5150_0 .net *"_ivl_8", 0 0, L_0x555569179cb0;  1 drivers
S_0x555568ebfc60 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568e87670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e4e2a0_0 .net "A", 3 0, L_0x55556917ca80;  1 drivers
v0x555568e4e3a0_0 .net "B", 3 0, L_0x55556917a760;  1 drivers
v0x555568e4f050_0 .net "Cin", 0 0, L_0x55556917cdf0;  1 drivers
v0x555568e4f120_0 .net "Cout", 0 0, L_0x55556917c3b0;  alias, 1 drivers
v0x555568e4a640_0 .net "Sum", 3 0, L_0x55556917c9e0;  1 drivers
v0x555568e4a6e0_0 .net "carry", 2 0, L_0x55556917beb0;  1 drivers
L_0x55556917ac40 .part L_0x55556917ca80, 0, 1;
L_0x55556917ad70 .part L_0x55556917a760, 0, 1;
L_0x55556917b310 .part L_0x55556917ca80, 1, 1;
L_0x55556917b440 .part L_0x55556917a760, 1, 1;
L_0x55556917b570 .part L_0x55556917beb0, 0, 1;
L_0x55556917bb20 .part L_0x55556917ca80, 2, 1;
L_0x55556917bc90 .part L_0x55556917a760, 2, 1;
L_0x55556917bdc0 .part L_0x55556917beb0, 1, 1;
L_0x55556917beb0 .concat8 [ 1 1 1 0], L_0x55556917ab30, L_0x55556917b1c0, L_0x55556917b9d0;
L_0x55556917c4c0 .part L_0x55556917ca80, 3, 1;
L_0x55556917c680 .part L_0x55556917a760, 3, 1;
L_0x55556917c840 .part L_0x55556917beb0, 2, 1;
L_0x55556917c9e0 .concat8 [ 1 1 1 1], L_0x55556917a880, L_0x55556917af10, L_0x55556917b680, L_0x55556917c060;
S_0x555568eb8650 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568ebfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917a810 .functor XOR 1, L_0x55556917ac40, L_0x55556917ad70, C4<0>, C4<0>;
L_0x55556917a880 .functor XOR 1, L_0x55556917a810, L_0x55556917cdf0, C4<0>, C4<0>;
L_0x55556917a8f0 .functor AND 1, L_0x55556917ac40, L_0x55556917ad70, C4<1>, C4<1>;
L_0x55556917aa00 .functor XOR 1, L_0x55556917ac40, L_0x55556917ad70, C4<0>, C4<0>;
L_0x55556917aa70 .functor AND 1, L_0x55556917cdf0, L_0x55556917aa00, C4<1>, C4<1>;
L_0x55556917ab30 .functor OR 1, L_0x55556917a8f0, L_0x55556917aa70, C4<0>, C4<0>;
v0x555568ebb800_0 .net "A", 0 0, L_0x55556917ac40;  1 drivers
v0x555568ebb8a0_0 .net "B", 0 0, L_0x55556917ad70;  1 drivers
v0x555568ebc6f0_0 .net "Cin", 0 0, L_0x55556917cdf0;  alias, 1 drivers
v0x555568ebc7c0_0 .net "Cout", 0 0, L_0x55556917ab30;  1 drivers
v0x555568eb8ce0_0 .net "Sum", 0 0, L_0x55556917a880;  1 drivers
v0x555568eb8d80_0 .net *"_ivl_0", 0 0, L_0x55556917a810;  1 drivers
v0x555568eb9d10_0 .net *"_ivl_4", 0 0, L_0x55556917a8f0;  1 drivers
v0x555568eb9df0_0 .net *"_ivl_6", 0 0, L_0x55556917aa00;  1 drivers
v0x555568eb6120_0 .net *"_ivl_8", 0 0, L_0x55556917aa70;  1 drivers
S_0x555568eb7150 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568ebfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917aea0 .functor XOR 1, L_0x55556917b310, L_0x55556917b440, C4<0>, C4<0>;
L_0x55556917af10 .functor XOR 1, L_0x55556917aea0, L_0x55556917b570, C4<0>, C4<0>;
L_0x55556917af80 .functor AND 1, L_0x55556917b310, L_0x55556917b440, C4<1>, C4<1>;
L_0x55556917b040 .functor XOR 1, L_0x55556917b310, L_0x55556917b440, C4<0>, C4<0>;
L_0x55556917b0b0 .functor AND 1, L_0x55556917b570, L_0x55556917b040, C4<1>, C4<1>;
L_0x55556917b1c0 .functor OR 1, L_0x55556917af80, L_0x55556917b0b0, C4<0>, C4<0>;
v0x555568eb3d00_0 .net "A", 0 0, L_0x55556917b310;  1 drivers
v0x555568eb4a00_0 .net "B", 0 0, L_0x55556917b440;  1 drivers
v0x555568eb4ac0_0 .net "Cin", 0 0, L_0x55556917b570;  1 drivers
v0x555568f6c420_0 .net "Cout", 0 0, L_0x55556917b1c0;  1 drivers
v0x555568f6c4e0_0 .net "Sum", 0 0, L_0x55556917af10;  1 drivers
v0x555568f719a0_0 .net *"_ivl_0", 0 0, L_0x55556917aea0;  1 drivers
v0x555568f71a80_0 .net *"_ivl_4", 0 0, L_0x55556917af80;  1 drivers
v0x555568f70400_0 .net *"_ivl_6", 0 0, L_0x55556917b040;  1 drivers
v0x555568f704e0_0 .net *"_ivl_8", 0 0, L_0x55556917b0b0;  1 drivers
S_0x555568f6eea0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568ebfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917b610 .functor XOR 1, L_0x55556917bb20, L_0x55556917bc90, C4<0>, C4<0>;
L_0x55556917b680 .functor XOR 1, L_0x55556917b610, L_0x55556917bdc0, C4<0>, C4<0>;
L_0x55556917b740 .functor AND 1, L_0x55556917bb20, L_0x55556917bc90, C4<1>, C4<1>;
L_0x55556917b850 .functor XOR 1, L_0x55556917bb20, L_0x55556917bc90, C4<0>, C4<0>;
L_0x55556917b8c0 .functor AND 1, L_0x55556917bdc0, L_0x55556917b850, C4<1>, C4<1>;
L_0x55556917b9d0 .functor OR 1, L_0x55556917b740, L_0x55556917b8c0, C4<0>, C4<0>;
v0x555568f6da10_0 .net "A", 0 0, L_0x55556917bb20;  1 drivers
v0x555568e09080_0 .net "B", 0 0, L_0x55556917bc90;  1 drivers
v0x555568e09140_0 .net "Cin", 0 0, L_0x55556917bdc0;  1 drivers
v0x555568e4fc80_0 .net "Cout", 0 0, L_0x55556917b9d0;  1 drivers
v0x555568e4fd40_0 .net "Sum", 0 0, L_0x55556917b680;  1 drivers
v0x555568e55680_0 .net *"_ivl_0", 0 0, L_0x55556917b610;  1 drivers
v0x555568e55760_0 .net *"_ivl_4", 0 0, L_0x55556917b740;  1 drivers
v0x555568e52ac0_0 .net *"_ivl_6", 0 0, L_0x55556917b850;  1 drivers
v0x555568e52ba0_0 .net *"_ivl_8", 0 0, L_0x55556917b8c0;  1 drivers
S_0x555568e55c70 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568ebfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917bff0 .functor XOR 1, L_0x55556917c4c0, L_0x55556917c680, C4<0>, C4<0>;
L_0x55556917c060 .functor XOR 1, L_0x55556917bff0, L_0x55556917c840, C4<0>, C4<0>;
L_0x55556917c120 .functor AND 1, L_0x55556917c4c0, L_0x55556917c680, C4<1>, C4<1>;
L_0x55556917c230 .functor XOR 1, L_0x55556917c4c0, L_0x55556917c680, C4<0>, C4<0>;
L_0x55556917c2a0 .functor AND 1, L_0x55556917c840, L_0x55556917c230, C4<1>, C4<1>;
L_0x55556917c3b0 .functor OR 1, L_0x55556917c120, L_0x55556917c2a0, C4<0>, C4<0>;
v0x555568e56c10_0 .net "A", 0 0, L_0x55556917c4c0;  1 drivers
v0x555568e53150_0 .net "B", 0 0, L_0x55556917c680;  1 drivers
v0x555568e53210_0 .net "Cin", 0 0, L_0x55556917c840;  1 drivers
v0x555568e54180_0 .net "Cout", 0 0, L_0x55556917c3b0;  alias, 1 drivers
v0x555568e54240_0 .net "Sum", 0 0, L_0x55556917c060;  1 drivers
v0x555568e50630_0 .net *"_ivl_0", 0 0, L_0x55556917bff0;  1 drivers
v0x555568e50710_0 .net *"_ivl_4", 0 0, L_0x55556917c120;  1 drivers
v0x555568e51660_0 .net *"_ivl_6", 0 0, L_0x55556917c230;  1 drivers
v0x555568e51740_0 .net *"_ivl_8", 0 0, L_0x55556917c2a0;  1 drivers
S_0x555568e48110 .scope module, "sll_inst" "SLL" 22 56, 22 86 0, S_0x555568e86640;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sll_out";
L_0x5555691b71d0 .functor BUFZ 32, L_0x5555691b7aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568e49140_0 .net "A", 31 0, v0x555568e36d70_0;  alias, 1 drivers
v0x555568e49200_0 .net "Sll_out", 31 0, L_0x5555691b71d0;  alias, 1 drivers
v0x555568e45550_0 .net *"_ivl_1", 0 0, L_0x5555691b6640;  1 drivers
v0x555568e45610_0 .net *"_ivl_11", 0 0, L_0x5555691b6a00;  1 drivers
v0x555568e46580_0 .net *"_ivl_13", 29 0, L_0x5555691b6af0;  1 drivers
L_0x7f38a6a74e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568e42d00_0 .net/2u *"_ivl_14", 1 0, L_0x7f38a6a74e38;  1 drivers
v0x555568e42de0_0 .net *"_ivl_16", 31 0, L_0x5555691b6be0;  1 drivers
v0x555568e43d30_0 .net *"_ivl_21", 0 0, L_0x5555691b6eb0;  1 drivers
v0x555568e43e10_0 .net *"_ivl_23", 27 0, L_0x5555691b6f50;  1 drivers
L_0x7f38a6a74e80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555568e3f000_0 .net/2u *"_ivl_24", 3 0, L_0x7f38a6a74e80;  1 drivers
v0x555568e3f0e0_0 .net *"_ivl_26", 31 0, L_0x5555691b7040;  1 drivers
v0x555568e3c440_0 .net *"_ivl_3", 30 0, L_0x5555691b66e0;  1 drivers
v0x555568e3c500_0 .net *"_ivl_31", 0 0, L_0x5555691b72e0;  1 drivers
v0x555568e3f5f0_0 .net *"_ivl_33", 23 0, L_0x5555691b7380;  1 drivers
L_0x7f38a6a74ec8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555568e3f6d0_0 .net/2u *"_ivl_34", 7 0, L_0x7f38a6a74ec8;  1 drivers
v0x555568e404e0_0 .net *"_ivl_36", 31 0, L_0x5555691b7420;  1 drivers
L_0x7f38a6a74df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568e405c0_0 .net/2u *"_ivl_4", 0 0, L_0x7f38a6a74df0;  1 drivers
v0x555568e3db00_0 .net *"_ivl_41", 0 0, L_0x5555691b7730;  1 drivers
v0x555568e3dbe0_0 .net *"_ivl_43", 15 0, L_0x5555691b77d0;  1 drivers
L_0x7f38a6a74f10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568e39f10_0 .net/2u *"_ivl_44", 15 0, L_0x7f38a6a74f10;  1 drivers
v0x555568e39ff0_0 .net *"_ivl_46", 31 0, L_0x5555691b7960;  1 drivers
v0x555568e3af40_0 .net *"_ivl_6", 31 0, L_0x5555691b6780;  1 drivers
v0x555568e3b020_0 .net "temp_0", 31 0, L_0x5555691b68c0;  1 drivers
v0x555568e376c0_0 .net "temp_1", 31 0, L_0x5555691b6d20;  1 drivers
v0x555568e37780_0 .net "temp_2", 31 0, L_0x5555691b7130;  1 drivers
v0x555568e386f0_0 .net "temp_3", 31 0, L_0x5555691b7560;  1 drivers
v0x555568e387d0_0 .net "temp_4", 31 0, L_0x5555691b7aa0;  1 drivers
v0x555568e339c0_0 .net "tmp", 4 0, L_0x5555691b78c0;  1 drivers
L_0x5555691b6640 .part L_0x5555691b78c0, 0, 1;
L_0x5555691b66e0 .part v0x555568e36d70_0, 0, 31;
L_0x5555691b6780 .concat [ 1 31 0 0], L_0x7f38a6a74df0, L_0x5555691b66e0;
L_0x5555691b68c0 .functor MUXZ 32, v0x555568e36d70_0, L_0x5555691b6780, L_0x5555691b6640, C4<>;
L_0x5555691b6a00 .part L_0x5555691b78c0, 1, 1;
L_0x5555691b6af0 .part L_0x5555691b68c0, 0, 30;
L_0x5555691b6be0 .concat [ 2 30 0 0], L_0x7f38a6a74e38, L_0x5555691b6af0;
L_0x5555691b6d20 .functor MUXZ 32, L_0x5555691b68c0, L_0x5555691b6be0, L_0x5555691b6a00, C4<>;
L_0x5555691b6eb0 .part L_0x5555691b78c0, 2, 1;
L_0x5555691b6f50 .part L_0x5555691b6d20, 0, 28;
L_0x5555691b7040 .concat [ 4 28 0 0], L_0x7f38a6a74e80, L_0x5555691b6f50;
L_0x5555691b7130 .functor MUXZ 32, L_0x5555691b6d20, L_0x5555691b7040, L_0x5555691b6eb0, C4<>;
L_0x5555691b72e0 .part L_0x5555691b78c0, 3, 1;
L_0x5555691b7380 .part L_0x5555691b7130, 0, 24;
L_0x5555691b7420 .concat [ 8 24 0 0], L_0x7f38a6a74ec8, L_0x5555691b7380;
L_0x5555691b7560 .functor MUXZ 32, L_0x5555691b7130, L_0x5555691b7420, L_0x5555691b72e0, C4<>;
L_0x5555691b7730 .part L_0x5555691b78c0, 4, 1;
L_0x5555691b77d0 .part L_0x5555691b7560, 0, 16;
L_0x5555691b7960 .concat [ 16 16 0 0], L_0x7f38a6a74f10, L_0x5555691b77d0;
L_0x5555691b7aa0 .functor MUXZ 32, L_0x5555691b7560, L_0x5555691b7960, L_0x5555691b7730, C4<>;
S_0x555568e30e00 .scope module, "slt_fa" "FA_32bit" 22 42, 23 47 0, S_0x555568e86640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568961710_0 .net "A", 31 0, v0x555568e36d70_0;  alias, 1 drivers
v0x555568960060_0 .net "B", 31 0, L_0x5555691a2f70;  1 drivers
L_0x7f38a6a74d60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555568960140_0 .net "Cin", 0 0, L_0x7f38a6a74d60;  1 drivers
v0x555568a0ead0_0 .net "Cout", 0 0, L_0x5555691a2140;  alias, 1 drivers
v0x555568a0ebc0_0 .net "Sum", 31 0, L_0x5555691a28f0;  alias, 1 drivers
v0x555568a13580_0 .net "carry", 6 0, L_0x5555691a0310;  1 drivers
L_0x5555691923a0 .part v0x555568e36d70_0, 0, 4;
L_0x555569192440 .part L_0x5555691a2f70, 0, 4;
L_0x5555691947e0 .part v0x555568e36d70_0, 4, 4;
L_0x555569194880 .part L_0x5555691a2f70, 4, 4;
L_0x555569194920 .part L_0x5555691a0310, 0, 1;
L_0x555569196d50 .part v0x555568e36d70_0, 8, 4;
L_0x555569196e30 .part L_0x5555691a2f70, 8, 4;
L_0x555569196ed0 .part L_0x5555691a0310, 1, 1;
L_0x555569199310 .part v0x555568e36d70_0, 12, 4;
L_0x5555691993b0 .part L_0x5555691a2f70, 12, 4;
L_0x5555691994e0 .part L_0x5555691a0310, 2, 1;
L_0x55556919b7e0 .part v0x555568e36d70_0, 16, 4;
L_0x55556919b8f0 .part L_0x5555691a2f70, 16, 4;
L_0x55556919b990 .part L_0x5555691a0310, 3, 1;
L_0x55556919dd00 .part v0x555568e36d70_0, 20, 4;
L_0x55556919dda0 .part L_0x5555691a2f70, 20, 4;
L_0x55556919ded0 .part L_0x5555691a0310, 4, 1;
L_0x5555691a0270 .part v0x555568e36d70_0, 24, 4;
L_0x5555691a03b0 .part L_0x5555691a2f70, 24, 4;
L_0x5555691a0450 .part L_0x5555691a0310, 5, 1;
LS_0x5555691a0310_0_0 .concat8 [ 1 1 1 1], L_0x555569191c80, L_0x5555691940c0, L_0x555569196630, L_0x555569198bf0;
LS_0x5555691a0310_0_4 .concat8 [ 1 1 1 0], L_0x55556919b0c0, L_0x55556919d5e0, L_0x55556919fb50;
L_0x5555691a0310 .concat8 [ 4 3 0 0], LS_0x5555691a0310_0_0, LS_0x5555691a0310_0_4;
L_0x5555691a2850 .part v0x555568e36d70_0, 28, 4;
L_0x5555691a04f0 .part L_0x5555691a2f70, 28, 4;
L_0x5555691a2ac0 .part L_0x5555691a0310, 6, 1;
LS_0x5555691a28f0_0_0 .concat8 [ 4 4 4 4], L_0x555569192300, L_0x555569194740, L_0x555569196cb0, L_0x555569199270;
LS_0x5555691a28f0_0_4 .concat8 [ 4 4 4 4], L_0x55556919b740, L_0x55556919dc60, L_0x5555691a01d0, L_0x5555691a27b0;
L_0x5555691a28f0 .concat8 [ 16 16 0 0], LS_0x5555691a28f0_0_0, LS_0x5555691a28f0_0_4;
S_0x555568e34ea0 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568e30e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568e15400_0 .net "A", 3 0, L_0x5555691923a0;  1 drivers
v0x555568e15500_0 .net "B", 3 0, L_0x555569192440;  1 drivers
v0x555568e16430_0 .net "Cin", 0 0, L_0x7f38a6a74d60;  alias, 1 drivers
v0x555568e164d0_0 .net "Cout", 0 0, L_0x555569191c80;  1 drivers
v0x555568e11700_0 .net "Sum", 3 0, L_0x555569192300;  1 drivers
v0x555568e117a0_0 .net "carry", 2 0, L_0x555569191780;  1 drivers
L_0x555569190510 .part L_0x5555691923a0, 0, 1;
L_0x555569190640 .part L_0x555569192440, 0, 1;
L_0x555569190be0 .part L_0x5555691923a0, 1, 1;
L_0x555569190d10 .part L_0x555569192440, 1, 1;
L_0x555569190e40 .part L_0x555569191780, 0, 1;
L_0x5555691913f0 .part L_0x5555691923a0, 2, 1;
L_0x555569191560 .part L_0x555569192440, 2, 1;
L_0x555569191690 .part L_0x555569191780, 1, 1;
L_0x555569191780 .concat8 [ 1 1 1 0], L_0x5555691903c0, L_0x555569190a90, L_0x5555691912a0;
L_0x555569191de0 .part L_0x5555691923a0, 3, 1;
L_0x555569191fa0 .part L_0x555569192440, 3, 1;
L_0x555569192160 .part L_0x555569191780, 2, 1;
L_0x555569192300 .concat8 [ 1 1 1 1], L_0x555569190110, L_0x5555691907e0, L_0x555569190f50, L_0x555569191930;
S_0x555568e31490 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e34ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691900a0 .functor XOR 1, L_0x555569190510, L_0x555569190640, C4<0>, C4<0>;
L_0x555569190110 .functor XOR 1, L_0x5555691900a0, L_0x7f38a6a74d60, C4<0>, C4<0>;
L_0x5555691901d0 .functor AND 1, L_0x555569190510, L_0x555569190640, C4<1>, C4<1>;
L_0x5555691902e0 .functor XOR 1, L_0x555569190510, L_0x555569190640, C4<0>, C4<0>;
L_0x555569190350 .functor AND 1, L_0x7f38a6a74d60, L_0x5555691902e0, C4<1>, C4<1>;
L_0x5555691903c0 .functor OR 1, L_0x5555691901d0, L_0x555569190350, C4<0>, C4<0>;
v0x555568e32570_0 .net "A", 0 0, L_0x555569190510;  1 drivers
v0x555568e2e8d0_0 .net "B", 0 0, L_0x555569190640;  1 drivers
v0x555568e2e970_0 .net "Cin", 0 0, L_0x7f38a6a74d60;  alias, 1 drivers
v0x555568e2f900_0 .net "Cout", 0 0, L_0x5555691903c0;  1 drivers
v0x555568e2f9c0_0 .net "Sum", 0 0, L_0x555569190110;  1 drivers
v0x555568e2c080_0 .net *"_ivl_0", 0 0, L_0x5555691900a0;  1 drivers
v0x555568e2c160_0 .net *"_ivl_4", 0 0, L_0x5555691901d0;  1 drivers
v0x555568e2d0b0_0 .net *"_ivl_6", 0 0, L_0x5555691902e0;  1 drivers
v0x555568e2d170_0 .net *"_ivl_8", 0 0, L_0x555569190350;  1 drivers
S_0x555568e28380 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e34ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569190770 .functor XOR 1, L_0x555569190be0, L_0x555569190d10, C4<0>, C4<0>;
L_0x5555691907e0 .functor XOR 1, L_0x555569190770, L_0x555569190e40, C4<0>, C4<0>;
L_0x555569190850 .functor AND 1, L_0x555569190be0, L_0x555569190d10, C4<1>, C4<1>;
L_0x555569190910 .functor XOR 1, L_0x555569190be0, L_0x555569190d10, C4<0>, C4<0>;
L_0x555569190980 .functor AND 1, L_0x555569190e40, L_0x555569190910, C4<1>, C4<1>;
L_0x555569190a90 .functor OR 1, L_0x555569190850, L_0x555569190980, C4<0>, C4<0>;
v0x555568e25870_0 .net "A", 0 0, L_0x555569190be0;  1 drivers
v0x555568e28970_0 .net "B", 0 0, L_0x555569190d10;  1 drivers
v0x555568e28a30_0 .net "Cin", 0 0, L_0x555569190e40;  1 drivers
v0x555568e29860_0 .net "Cout", 0 0, L_0x555569190a90;  1 drivers
v0x555568e29920_0 .net "Sum", 0 0, L_0x5555691907e0;  1 drivers
v0x555568e25e50_0 .net *"_ivl_0", 0 0, L_0x555569190770;  1 drivers
v0x555568e25f30_0 .net *"_ivl_4", 0 0, L_0x555569190850;  1 drivers
v0x555568e26e80_0 .net *"_ivl_6", 0 0, L_0x555569190910;  1 drivers
v0x555568e26f60_0 .net *"_ivl_8", 0 0, L_0x555569190980;  1 drivers
S_0x555568e23290 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e34ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569190ee0 .functor XOR 1, L_0x5555691913f0, L_0x555569191560, C4<0>, C4<0>;
L_0x555569190f50 .functor XOR 1, L_0x555569190ee0, L_0x555569191690, C4<0>, C4<0>;
L_0x555569191010 .functor AND 1, L_0x5555691913f0, L_0x555569191560, C4<1>, C4<1>;
L_0x555569191120 .functor XOR 1, L_0x5555691913f0, L_0x555569191560, C4<0>, C4<0>;
L_0x555569191190 .functor AND 1, L_0x555569191690, L_0x555569191120, C4<1>, C4<1>;
L_0x5555691912a0 .functor OR 1, L_0x555569191010, L_0x555569191190, C4<0>, C4<0>;
v0x555568e24370_0 .net "A", 0 0, L_0x5555691913f0;  1 drivers
v0x555568e20a40_0 .net "B", 0 0, L_0x555569191560;  1 drivers
v0x555568e20b00_0 .net "Cin", 0 0, L_0x555569191690;  1 drivers
v0x555568e21a70_0 .net "Cout", 0 0, L_0x5555691912a0;  1 drivers
v0x555568e21b10_0 .net "Sum", 0 0, L_0x555569190f50;  1 drivers
v0x555568e1cd40_0 .net *"_ivl_0", 0 0, L_0x555569190ee0;  1 drivers
v0x555568e1ce20_0 .net *"_ivl_4", 0 0, L_0x555569191010;  1 drivers
v0x555568e1a180_0 .net *"_ivl_6", 0 0, L_0x555569191120;  1 drivers
v0x555568e1a260_0 .net *"_ivl_8", 0 0, L_0x555569191190;  1 drivers
S_0x555568e1d330 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e34ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691918c0 .functor XOR 1, L_0x555569191de0, L_0x555569191fa0, C4<0>, C4<0>;
L_0x555569191930 .functor XOR 1, L_0x5555691918c0, L_0x555569192160, C4<0>, C4<0>;
L_0x5555691919f0 .functor AND 1, L_0x555569191de0, L_0x555569191fa0, C4<1>, C4<1>;
L_0x555569191b00 .functor XOR 1, L_0x555569191de0, L_0x555569191fa0, C4<0>, C4<0>;
L_0x555569191b70 .functor AND 1, L_0x555569192160, L_0x555569191b00, C4<1>, C4<1>;
L_0x555569191c80 .functor OR 1, L_0x5555691919f0, L_0x555569191b70, C4<0>, C4<0>;
v0x555568e1e2d0_0 .net "A", 0 0, L_0x555569191de0;  1 drivers
v0x555568e1a810_0 .net "B", 0 0, L_0x555569191fa0;  1 drivers
v0x555568e1a8d0_0 .net "Cin", 0 0, L_0x555569192160;  1 drivers
v0x555568e1b840_0 .net "Cout", 0 0, L_0x555569191c80;  alias, 1 drivers
v0x555568e1b900_0 .net "Sum", 0 0, L_0x555569191930;  1 drivers
v0x555568e17c50_0 .net *"_ivl_0", 0 0, L_0x5555691918c0;  1 drivers
v0x555568e17d30_0 .net *"_ivl_4", 0 0, L_0x5555691919f0;  1 drivers
v0x555568e18c80_0 .net *"_ivl_6", 0 0, L_0x555569191b00;  1 drivers
v0x555568e18d60_0 .net *"_ivl_8", 0 0, L_0x555569191b70;  1 drivers
S_0x555568e0eb40 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568e30e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568947870_0 .net "A", 3 0, L_0x5555691947e0;  1 drivers
v0x555568947970_0 .net "B", 3 0, L_0x555569194880;  1 drivers
v0x555568944cb0_0 .net "Cin", 0 0, L_0x555569194920;  1 drivers
v0x555568944d50_0 .net "Cout", 0 0, L_0x5555691940c0;  1 drivers
v0x555568947e60_0 .net "Sum", 3 0, L_0x555569194740;  1 drivers
v0x555568947f50_0 .net "carry", 2 0, L_0x555569193bc0;  1 drivers
L_0x555569192950 .part L_0x5555691947e0, 0, 1;
L_0x555569192a80 .part L_0x555569194880, 0, 1;
L_0x555569193020 .part L_0x5555691947e0, 1, 1;
L_0x555569193150 .part L_0x555569194880, 1, 1;
L_0x555569193280 .part L_0x555569193bc0, 0, 1;
L_0x555569193830 .part L_0x5555691947e0, 2, 1;
L_0x5555691939a0 .part L_0x555569194880, 2, 1;
L_0x555569193ad0 .part L_0x555569193bc0, 1, 1;
L_0x555569193bc0 .concat8 [ 1 1 1 0], L_0x555569192800, L_0x555569192ed0, L_0x5555691936e0;
L_0x555569194220 .part L_0x5555691947e0, 3, 1;
L_0x5555691943e0 .part L_0x555569194880, 3, 1;
L_0x5555691945a0 .part L_0x555569193bc0, 2, 1;
L_0x555569194740 .concat8 [ 1 1 1 1], L_0x555569192550, L_0x555569192c20, L_0x555569193390, L_0x555569193d70;
S_0x555568e12be0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568e0eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691924e0 .functor XOR 1, L_0x555569192950, L_0x555569192a80, C4<0>, C4<0>;
L_0x555569192550 .functor XOR 1, L_0x5555691924e0, L_0x555569194920, C4<0>, C4<0>;
L_0x5555691925c0 .functor AND 1, L_0x555569192950, L_0x555569192a80, C4<1>, C4<1>;
L_0x5555691926d0 .functor XOR 1, L_0x555569192950, L_0x555569192a80, C4<0>, C4<0>;
L_0x555569192740 .functor AND 1, L_0x555569194920, L_0x5555691926d0, C4<1>, C4<1>;
L_0x555569192800 .functor OR 1, L_0x5555691925c0, L_0x555569192740, C4<0>, C4<0>;
v0x555568e0f1d0_0 .net "A", 0 0, L_0x555569192950;  1 drivers
v0x555568e0f290_0 .net "B", 0 0, L_0x555569192a80;  1 drivers
v0x555568e10200_0 .net "Cin", 0 0, L_0x555569194920;  alias, 1 drivers
v0x555568e102a0_0 .net "Cout", 0 0, L_0x555569192800;  1 drivers
v0x555568e0c610_0 .net "Sum", 0 0, L_0x555569192550;  1 drivers
v0x555568e0c6d0_0 .net *"_ivl_0", 0 0, L_0x5555691924e0;  1 drivers
v0x555568e0d640_0 .net *"_ivl_4", 0 0, L_0x5555691925c0;  1 drivers
v0x555568e0d720_0 .net *"_ivl_6", 0 0, L_0x5555691926d0;  1 drivers
v0x555568e09dc0_0 .net *"_ivl_8", 0 0, L_0x555569192740;  1 drivers
S_0x555568e0adf0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568e0eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569192bb0 .functor XOR 1, L_0x555569193020, L_0x555569193150, C4<0>, C4<0>;
L_0x555569192c20 .functor XOR 1, L_0x555569192bb0, L_0x555569193280, C4<0>, C4<0>;
L_0x555569192c90 .functor AND 1, L_0x555569193020, L_0x555569193150, C4<1>, C4<1>;
L_0x555569192d50 .functor XOR 1, L_0x555569193020, L_0x555569193150, C4<0>, C4<0>;
L_0x555569192dc0 .functor AND 1, L_0x555569193280, L_0x555569192d50, C4<1>, C4<1>;
L_0x555569192ed0 .functor OR 1, L_0x555569192c90, L_0x555569192dc0, C4<0>, C4<0>;
v0x555568e06450_0 .net "A", 0 0, L_0x555569193020;  1 drivers
v0x555568e037e0_0 .net "B", 0 0, L_0x555569193150;  1 drivers
v0x555568e038a0_0 .net "Cin", 0 0, L_0x555569193280;  1 drivers
v0x555568e06990_0 .net "Cout", 0 0, L_0x555569192ed0;  1 drivers
v0x555568e06a50_0 .net "Sum", 0 0, L_0x555569192c20;  1 drivers
v0x555568e07880_0 .net *"_ivl_0", 0 0, L_0x555569192bb0;  1 drivers
v0x555568e07960_0 .net *"_ivl_4", 0 0, L_0x555569192c90;  1 drivers
v0x555568e03e70_0 .net *"_ivl_6", 0 0, L_0x555569192d50;  1 drivers
v0x555568e03f50_0 .net *"_ivl_8", 0 0, L_0x555569192dc0;  1 drivers
S_0x555568e04ea0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568e0eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569193320 .functor XOR 1, L_0x555569193830, L_0x5555691939a0, C4<0>, C4<0>;
L_0x555569193390 .functor XOR 1, L_0x555569193320, L_0x555569193ad0, C4<0>, C4<0>;
L_0x555569193450 .functor AND 1, L_0x555569193830, L_0x5555691939a0, C4<1>, C4<1>;
L_0x555569193560 .functor XOR 1, L_0x555569193830, L_0x5555691939a0, C4<0>, C4<0>;
L_0x5555691935d0 .functor AND 1, L_0x555569193ad0, L_0x555569193560, C4<1>, C4<1>;
L_0x5555691936e0 .functor OR 1, L_0x555569193450, L_0x5555691935d0, C4<0>, C4<0>;
v0x555568e01360_0 .net "A", 0 0, L_0x555569193830;  1 drivers
v0x555568e022e0_0 .net "B", 0 0, L_0x5555691939a0;  1 drivers
v0x555568e023a0_0 .net "Cin", 0 0, L_0x555569193ad0;  1 drivers
v0x555568dfe990_0 .net "Cout", 0 0, L_0x5555691936e0;  1 drivers
v0x555568dfea30_0 .net "Sum", 0 0, L_0x555569193390;  1 drivers
v0x555568dff9c0_0 .net *"_ivl_0", 0 0, L_0x555569193320;  1 drivers
v0x555568dffaa0_0 .net *"_ivl_4", 0 0, L_0x555569193450;  1 drivers
v0x555568c59500_0 .net *"_ivl_6", 0 0, L_0x555569193560;  1 drivers
v0x555568c595e0_0 .net *"_ivl_8", 0 0, L_0x5555691935d0;  1 drivers
S_0x555568c19480 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568e0eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569193d00 .functor XOR 1, L_0x555569194220, L_0x5555691943e0, C4<0>, C4<0>;
L_0x555569193d70 .functor XOR 1, L_0x555569193d00, L_0x5555691945a0, C4<0>, C4<0>;
L_0x555569193e30 .functor AND 1, L_0x555569194220, L_0x5555691943e0, C4<1>, C4<1>;
L_0x555569193f40 .functor XOR 1, L_0x555569194220, L_0x5555691943e0, C4<0>, C4<0>;
L_0x555569193fb0 .functor AND 1, L_0x5555691945a0, L_0x555569193f40, C4<1>, C4<1>;
L_0x5555691940c0 .functor OR 1, L_0x555569193e30, L_0x555569193fb0, C4<0>, C4<0>;
v0x555568c24950_0 .net "A", 0 0, L_0x555569194220;  1 drivers
v0x555568c1b700_0 .net "B", 0 0, L_0x5555691943e0;  1 drivers
v0x555568c1b7c0_0 .net "Cin", 0 0, L_0x5555691945a0;  1 drivers
v0x55556894bd20_0 .net "Cout", 0 0, L_0x5555691940c0;  alias, 1 drivers
v0x55556894bdc0_0 .net "Sum", 0 0, L_0x555569193d70;  1 drivers
v0x5555688fb160_0 .net *"_ivl_0", 0 0, L_0x555569193d00;  1 drivers
v0x5555688fb240_0 .net *"_ivl_4", 0 0, L_0x555569193e30;  1 drivers
v0x555568941e70_0 .net *"_ivl_6", 0 0, L_0x555569193f40;  1 drivers
v0x555568941f50_0 .net *"_ivl_8", 0 0, L_0x555569193fb0;  1 drivers
S_0x555568948d50 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568e30e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556892a8e0_0 .net "A", 3 0, L_0x555569196d50;  1 drivers
v0x55556892a9e0_0 .net "B", 3 0, L_0x555569196e30;  1 drivers
v0x555568925bb0_0 .net "Cin", 0 0, L_0x555569196ed0;  1 drivers
v0x555568925c50_0 .net "Cout", 0 0, L_0x555569196630;  1 drivers
v0x555568922ff0_0 .net "Sum", 3 0, L_0x555569196cb0;  1 drivers
v0x5555689230e0_0 .net "carry", 2 0, L_0x555569196130;  1 drivers
L_0x555569194ec0 .part L_0x555569196d50, 0, 1;
L_0x555569194ff0 .part L_0x555569196e30, 0, 1;
L_0x555569195590 .part L_0x555569196d50, 1, 1;
L_0x5555691956c0 .part L_0x555569196e30, 1, 1;
L_0x5555691957f0 .part L_0x555569196130, 0, 1;
L_0x555569195da0 .part L_0x555569196d50, 2, 1;
L_0x555569195f10 .part L_0x555569196e30, 2, 1;
L_0x555569196040 .part L_0x555569196130, 1, 1;
L_0x555569196130 .concat8 [ 1 1 1 0], L_0x555569194d70, L_0x555569195440, L_0x555569195c50;
L_0x555569196790 .part L_0x555569196d50, 3, 1;
L_0x555569196950 .part L_0x555569196e30, 3, 1;
L_0x555569196b10 .part L_0x555569196130, 2, 1;
L_0x555569196cb0 .concat8 [ 1 1 1 1], L_0x555569194ac0, L_0x555569195190, L_0x555569195900, L_0x5555691962e0;
S_0x555568946370 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568948d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569194a50 .functor XOR 1, L_0x555569194ec0, L_0x555569194ff0, C4<0>, C4<0>;
L_0x555569194ac0 .functor XOR 1, L_0x555569194a50, L_0x555569196ed0, C4<0>, C4<0>;
L_0x555569194b30 .functor AND 1, L_0x555569194ec0, L_0x555569194ff0, C4<1>, C4<1>;
L_0x555569194c40 .functor XOR 1, L_0x555569194ec0, L_0x555569194ff0, C4<0>, C4<0>;
L_0x555569194cb0 .functor AND 1, L_0x555569196ed0, L_0x555569194c40, C4<1>, C4<1>;
L_0x555569194d70 .functor OR 1, L_0x555569194b30, L_0x555569194cb0, C4<0>, C4<0>;
v0x555568942820_0 .net "A", 0 0, L_0x555569194ec0;  1 drivers
v0x5555689428c0_0 .net "B", 0 0, L_0x555569194ff0;  1 drivers
v0x555568943850_0 .net "Cin", 0 0, L_0x555569196ed0;  alias, 1 drivers
v0x555568943920_0 .net "Cout", 0 0, L_0x555569194d70;  1 drivers
v0x555568940490_0 .net "Sum", 0 0, L_0x555569194ac0;  1 drivers
v0x555568940530_0 .net *"_ivl_0", 0 0, L_0x555569194a50;  1 drivers
v0x555568941240_0 .net *"_ivl_4", 0 0, L_0x555569194b30;  1 drivers
v0x555568941320_0 .net *"_ivl_6", 0 0, L_0x555569194c40;  1 drivers
v0x55556893c830_0 .net *"_ivl_8", 0 0, L_0x555569194cb0;  1 drivers
S_0x555568939c70 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568948d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569195120 .functor XOR 1, L_0x555569195590, L_0x5555691956c0, C4<0>, C4<0>;
L_0x555569195190 .functor XOR 1, L_0x555569195120, L_0x5555691957f0, C4<0>, C4<0>;
L_0x555569195200 .functor AND 1, L_0x555569195590, L_0x5555691956c0, C4<1>, C4<1>;
L_0x5555691952c0 .functor XOR 1, L_0x555569195590, L_0x5555691956c0, C4<0>, C4<0>;
L_0x555569195330 .functor AND 1, L_0x5555691957f0, L_0x5555691952c0, C4<1>, C4<1>;
L_0x555569195440 .functor OR 1, L_0x555569195200, L_0x555569195330, C4<0>, C4<0>;
v0x55556893ced0_0 .net "A", 0 0, L_0x555569195590;  1 drivers
v0x55556893dd10_0 .net "B", 0 0, L_0x5555691956c0;  1 drivers
v0x55556893ddd0_0 .net "Cin", 0 0, L_0x5555691957f0;  1 drivers
v0x55556893a300_0 .net "Cout", 0 0, L_0x555569195440;  1 drivers
v0x55556893a3c0_0 .net "Sum", 0 0, L_0x555569195190;  1 drivers
v0x55556893b330_0 .net *"_ivl_0", 0 0, L_0x555569195120;  1 drivers
v0x55556893b410_0 .net *"_ivl_4", 0 0, L_0x555569195200;  1 drivers
v0x555568937740_0 .net *"_ivl_6", 0 0, L_0x5555691952c0;  1 drivers
v0x555568937820_0 .net *"_ivl_8", 0 0, L_0x555569195330;  1 drivers
S_0x555568938770 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568948d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569195890 .functor XOR 1, L_0x555569195da0, L_0x555569195f10, C4<0>, C4<0>;
L_0x555569195900 .functor XOR 1, L_0x555569195890, L_0x555569196040, C4<0>, C4<0>;
L_0x5555691959c0 .functor AND 1, L_0x555569195da0, L_0x555569195f10, C4<1>, C4<1>;
L_0x555569195ad0 .functor XOR 1, L_0x555569195da0, L_0x555569195f10, C4<0>, C4<0>;
L_0x555569195b40 .functor AND 1, L_0x555569196040, L_0x555569195ad0, C4<1>, C4<1>;
L_0x555569195c50 .functor OR 1, L_0x5555691959c0, L_0x555569195b40, C4<0>, C4<0>;
v0x555568934fa0_0 .net "A", 0 0, L_0x555569195da0;  1 drivers
v0x555568935f20_0 .net "B", 0 0, L_0x555569195f10;  1 drivers
v0x555568935fe0_0 .net "Cin", 0 0, L_0x555569196040;  1 drivers
v0x5555689311f0_0 .net "Cout", 0 0, L_0x555569195c50;  1 drivers
v0x555568931290_0 .net "Sum", 0 0, L_0x555569195900;  1 drivers
v0x55556892e630_0 .net *"_ivl_0", 0 0, L_0x555569195890;  1 drivers
v0x55556892e710_0 .net *"_ivl_4", 0 0, L_0x5555691959c0;  1 drivers
v0x5555689317e0_0 .net *"_ivl_6", 0 0, L_0x555569195ad0;  1 drivers
v0x5555689318c0_0 .net *"_ivl_8", 0 0, L_0x555569195b40;  1 drivers
S_0x5555689326d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568948d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569196270 .functor XOR 1, L_0x555569196790, L_0x555569196950, C4<0>, C4<0>;
L_0x5555691962e0 .functor XOR 1, L_0x555569196270, L_0x555569196b10, C4<0>, C4<0>;
L_0x5555691963a0 .functor AND 1, L_0x555569196790, L_0x555569196950, C4<1>, C4<1>;
L_0x5555691964b0 .functor XOR 1, L_0x555569196790, L_0x555569196950, C4<0>, C4<0>;
L_0x555569196520 .functor AND 1, L_0x555569196b10, L_0x5555691964b0, C4<1>, C4<1>;
L_0x555569196630 .functor OR 1, L_0x5555691963a0, L_0x555569196520, C4<0>, C4<0>;
v0x55556892ed70_0 .net "A", 0 0, L_0x555569196790;  1 drivers
v0x55556892fcf0_0 .net "B", 0 0, L_0x555569196950;  1 drivers
v0x55556892fdb0_0 .net "Cin", 0 0, L_0x555569196b10;  1 drivers
v0x55556892c100_0 .net "Cout", 0 0, L_0x555569196630;  alias, 1 drivers
v0x55556892c1a0_0 .net "Sum", 0 0, L_0x5555691962e0;  1 drivers
v0x55556892d130_0 .net *"_ivl_0", 0 0, L_0x555569196270;  1 drivers
v0x55556892d210_0 .net *"_ivl_4", 0 0, L_0x5555691963a0;  1 drivers
v0x5555689298b0_0 .net *"_ivl_6", 0 0, L_0x5555691964b0;  1 drivers
v0x555568929990_0 .net *"_ivl_8", 0 0, L_0x555569196520;  1 drivers
S_0x5555689261a0 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568e30e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555689075f0_0 .net "A", 3 0, L_0x555569199310;  1 drivers
v0x5555689076f0_0 .net "B", 3 0, L_0x5555691993b0;  1 drivers
v0x555568908620_0 .net "Cin", 0 0, L_0x5555691994e0;  1 drivers
v0x5555689086f0_0 .net "Cout", 0 0, L_0x555569198bf0;  1 drivers
v0x5555689038f0_0 .net "Sum", 3 0, L_0x555569199270;  1 drivers
v0x555568903990_0 .net "carry", 2 0, L_0x5555691986f0;  1 drivers
L_0x555569197480 .part L_0x555569199310, 0, 1;
L_0x5555691975b0 .part L_0x5555691993b0, 0, 1;
L_0x555569197b50 .part L_0x555569199310, 1, 1;
L_0x555569197c80 .part L_0x5555691993b0, 1, 1;
L_0x555569197db0 .part L_0x5555691986f0, 0, 1;
L_0x555569198360 .part L_0x555569199310, 2, 1;
L_0x5555691984d0 .part L_0x5555691993b0, 2, 1;
L_0x555569198600 .part L_0x5555691986f0, 1, 1;
L_0x5555691986f0 .concat8 [ 1 1 1 0], L_0x555569197370, L_0x555569197a00, L_0x555569198210;
L_0x555569198d50 .part L_0x555569199310, 3, 1;
L_0x555569198f10 .part L_0x5555691993b0, 3, 1;
L_0x5555691990d0 .part L_0x5555691986f0, 2, 1;
L_0x555569199270 .concat8 [ 1 1 1 1], L_0x5555691970c0, L_0x555569197750, L_0x555569197ec0, L_0x5555691988a0;
S_0x555568923680 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x5555689261a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569197050 .functor XOR 1, L_0x555569197480, L_0x5555691975b0, C4<0>, C4<0>;
L_0x5555691970c0 .functor XOR 1, L_0x555569197050, L_0x5555691994e0, C4<0>, C4<0>;
L_0x555569197130 .functor AND 1, L_0x555569197480, L_0x5555691975b0, C4<1>, C4<1>;
L_0x555569197240 .functor XOR 1, L_0x555569197480, L_0x5555691975b0, C4<0>, C4<0>;
L_0x5555691972b0 .functor AND 1, L_0x5555691994e0, L_0x555569197240, C4<1>, C4<1>;
L_0x555569197370 .functor OR 1, L_0x555569197130, L_0x5555691972b0, C4<0>, C4<0>;
v0x5555689246b0_0 .net "A", 0 0, L_0x555569197480;  1 drivers
v0x555568924770_0 .net "B", 0 0, L_0x5555691975b0;  1 drivers
v0x555568920ac0_0 .net "Cin", 0 0, L_0x5555691994e0;  alias, 1 drivers
v0x555568920b60_0 .net "Cout", 0 0, L_0x555569197370;  1 drivers
v0x555568921af0_0 .net "Sum", 0 0, L_0x5555691970c0;  1 drivers
v0x555568921bb0_0 .net *"_ivl_0", 0 0, L_0x555569197050;  1 drivers
v0x55556891e270_0 .net *"_ivl_4", 0 0, L_0x555569197130;  1 drivers
v0x55556891e350_0 .net *"_ivl_6", 0 0, L_0x555569197240;  1 drivers
v0x55556891f2a0_0 .net *"_ivl_8", 0 0, L_0x5555691972b0;  1 drivers
S_0x55556891a570 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x5555689261a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691976e0 .functor XOR 1, L_0x555569197b50, L_0x555569197c80, C4<0>, C4<0>;
L_0x555569197750 .functor XOR 1, L_0x5555691976e0, L_0x555569197db0, C4<0>, C4<0>;
L_0x5555691977c0 .functor AND 1, L_0x555569197b50, L_0x555569197c80, C4<1>, C4<1>;
L_0x555569197880 .functor XOR 1, L_0x555569197b50, L_0x555569197c80, C4<0>, C4<0>;
L_0x5555691978f0 .functor AND 1, L_0x555569197db0, L_0x555569197880, C4<1>, C4<1>;
L_0x555569197a00 .functor OR 1, L_0x5555691977c0, L_0x5555691978f0, C4<0>, C4<0>;
v0x555568917a60_0 .net "A", 0 0, L_0x555569197b50;  1 drivers
v0x55556891ab60_0 .net "B", 0 0, L_0x555569197c80;  1 drivers
v0x55556891ac20_0 .net "Cin", 0 0, L_0x555569197db0;  1 drivers
v0x55556891ba50_0 .net "Cout", 0 0, L_0x555569197a00;  1 drivers
v0x55556891bb10_0 .net "Sum", 0 0, L_0x555569197750;  1 drivers
v0x555568918040_0 .net *"_ivl_0", 0 0, L_0x5555691976e0;  1 drivers
v0x555568918120_0 .net *"_ivl_4", 0 0, L_0x5555691977c0;  1 drivers
v0x555568919070_0 .net *"_ivl_6", 0 0, L_0x555569197880;  1 drivers
v0x555568919150_0 .net *"_ivl_8", 0 0, L_0x5555691978f0;  1 drivers
S_0x555568915480 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x5555689261a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569197e50 .functor XOR 1, L_0x555569198360, L_0x5555691984d0, C4<0>, C4<0>;
L_0x555569197ec0 .functor XOR 1, L_0x555569197e50, L_0x555569198600, C4<0>, C4<0>;
L_0x555569197f80 .functor AND 1, L_0x555569198360, L_0x5555691984d0, C4<1>, C4<1>;
L_0x555569198090 .functor XOR 1, L_0x555569198360, L_0x5555691984d0, C4<0>, C4<0>;
L_0x555569198100 .functor AND 1, L_0x555569198600, L_0x555569198090, C4<1>, C4<1>;
L_0x555569198210 .functor OR 1, L_0x555569197f80, L_0x555569198100, C4<0>, C4<0>;
v0x555568916560_0 .net "A", 0 0, L_0x555569198360;  1 drivers
v0x555568912c30_0 .net "B", 0 0, L_0x5555691984d0;  1 drivers
v0x555568912cf0_0 .net "Cin", 0 0, L_0x555569198600;  1 drivers
v0x555568913c60_0 .net "Cout", 0 0, L_0x555569198210;  1 drivers
v0x555568913d20_0 .net "Sum", 0 0, L_0x555569197ec0;  1 drivers
v0x55556890ef30_0 .net *"_ivl_0", 0 0, L_0x555569197e50;  1 drivers
v0x55556890f010_0 .net *"_ivl_4", 0 0, L_0x555569197f80;  1 drivers
v0x55556890c370_0 .net *"_ivl_6", 0 0, L_0x555569198090;  1 drivers
v0x55556890c450_0 .net *"_ivl_8", 0 0, L_0x555569198100;  1 drivers
S_0x55556890f520 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x5555689261a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569198830 .functor XOR 1, L_0x555569198d50, L_0x555569198f10, C4<0>, C4<0>;
L_0x5555691988a0 .functor XOR 1, L_0x555569198830, L_0x5555691990d0, C4<0>, C4<0>;
L_0x555569198960 .functor AND 1, L_0x555569198d50, L_0x555569198f10, C4<1>, C4<1>;
L_0x555569198a70 .functor XOR 1, L_0x555569198d50, L_0x555569198f10, C4<0>, C4<0>;
L_0x555569198ae0 .functor AND 1, L_0x5555691990d0, L_0x555569198a70, C4<1>, C4<1>;
L_0x555569198bf0 .functor OR 1, L_0x555569198960, L_0x555569198ae0, C4<0>, C4<0>;
v0x5555689104c0_0 .net "A", 0 0, L_0x555569198d50;  1 drivers
v0x55556890ca00_0 .net "B", 0 0, L_0x555569198f10;  1 drivers
v0x55556890cac0_0 .net "Cin", 0 0, L_0x5555691990d0;  1 drivers
v0x55556890da30_0 .net "Cout", 0 0, L_0x555569198bf0;  alias, 1 drivers
v0x55556890daf0_0 .net "Sum", 0 0, L_0x5555691988a0;  1 drivers
v0x555568909e40_0 .net *"_ivl_0", 0 0, L_0x555569198830;  1 drivers
v0x555568909f20_0 .net *"_ivl_4", 0 0, L_0x555569198960;  1 drivers
v0x55556890ae70_0 .net *"_ivl_6", 0 0, L_0x555569198a70;  1 drivers
v0x55556890af50_0 .net *"_ivl_8", 0 0, L_0x555569198ae0;  1 drivers
S_0x555568900d30 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568e30e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568a67890_0 .net "A", 3 0, L_0x55556919b7e0;  1 drivers
v0x555568a67990_0 .net "B", 3 0, L_0x55556919b8f0;  1 drivers
v0x555568a6d290_0 .net "Cin", 0 0, L_0x55556919b990;  1 drivers
v0x555568a6d360_0 .net "Cout", 0 0, L_0x55556919b0c0;  1 drivers
v0x555568a6a6d0_0 .net "Sum", 3 0, L_0x55556919b740;  1 drivers
v0x555568a6a770_0 .net "carry", 2 0, L_0x55556919abc0;  1 drivers
L_0x555569199950 .part L_0x55556919b7e0, 0, 1;
L_0x555569199a80 .part L_0x55556919b8f0, 0, 1;
L_0x55556919a020 .part L_0x55556919b7e0, 1, 1;
L_0x55556919a150 .part L_0x55556919b8f0, 1, 1;
L_0x55556919a280 .part L_0x55556919abc0, 0, 1;
L_0x55556919a830 .part L_0x55556919b7e0, 2, 1;
L_0x55556919a9a0 .part L_0x55556919b8f0, 2, 1;
L_0x55556919aad0 .part L_0x55556919abc0, 1, 1;
L_0x55556919abc0 .concat8 [ 1 1 1 0], L_0x555569199840, L_0x555569199ed0, L_0x55556919a6e0;
L_0x55556919b220 .part L_0x55556919b7e0, 3, 1;
L_0x55556919b3e0 .part L_0x55556919b8f0, 3, 1;
L_0x55556919b5a0 .part L_0x55556919abc0, 2, 1;
L_0x55556919b740 .concat8 [ 1 1 1 1], L_0x555569199680, L_0x555569199c20, L_0x55556919a390, L_0x55556919ad70;
S_0x555568904dd0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568900d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569199610 .functor XOR 1, L_0x555569199950, L_0x555569199a80, C4<0>, C4<0>;
L_0x555569199680 .functor XOR 1, L_0x555569199610, L_0x55556919b990, C4<0>, C4<0>;
L_0x5555691996f0 .functor AND 1, L_0x555569199950, L_0x555569199a80, C4<1>, C4<1>;
L_0x555569199760 .functor XOR 1, L_0x555569199950, L_0x555569199a80, C4<0>, C4<0>;
L_0x5555691997d0 .functor AND 1, L_0x55556919b990, L_0x555569199760, C4<1>, C4<1>;
L_0x555569199840 .functor OR 1, L_0x5555691996f0, L_0x5555691997d0, C4<0>, C4<0>;
v0x5555689013c0_0 .net "A", 0 0, L_0x555569199950;  1 drivers
v0x555568901460_0 .net "B", 0 0, L_0x555569199a80;  1 drivers
v0x5555689023f0_0 .net "Cin", 0 0, L_0x55556919b990;  alias, 1 drivers
v0x5555689024c0_0 .net "Cout", 0 0, L_0x555569199840;  1 drivers
v0x5555688fe800_0 .net "Sum", 0 0, L_0x555569199680;  1 drivers
v0x5555688fe8a0_0 .net *"_ivl_0", 0 0, L_0x555569199610;  1 drivers
v0x5555688ff830_0 .net *"_ivl_4", 0 0, L_0x5555691996f0;  1 drivers
v0x5555688ff910_0 .net *"_ivl_6", 0 0, L_0x555569199760;  1 drivers
v0x5555688fbfb0_0 .net *"_ivl_8", 0 0, L_0x5555691997d0;  1 drivers
S_0x5555688fcfe0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568900d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569199bb0 .functor XOR 1, L_0x55556919a020, L_0x55556919a150, C4<0>, C4<0>;
L_0x555569199c20 .functor XOR 1, L_0x555569199bb0, L_0x55556919a280, C4<0>, C4<0>;
L_0x555569199c90 .functor AND 1, L_0x55556919a020, L_0x55556919a150, C4<1>, C4<1>;
L_0x555569199d50 .functor XOR 1, L_0x55556919a020, L_0x55556919a150, C4<0>, C4<0>;
L_0x555569199dc0 .functor AND 1, L_0x55556919a280, L_0x555569199d50, C4<1>, C4<1>;
L_0x555569199ed0 .functor OR 1, L_0x555569199c90, L_0x555569199dc0, C4<0>, C4<0>;
v0x5555688f8530_0 .net "A", 0 0, L_0x55556919a020;  1 drivers
v0x5555688f58c0_0 .net "B", 0 0, L_0x55556919a150;  1 drivers
v0x5555688f5980_0 .net "Cin", 0 0, L_0x55556919a280;  1 drivers
v0x5555688f8a70_0 .net "Cout", 0 0, L_0x555569199ed0;  1 drivers
v0x5555688f8b30_0 .net "Sum", 0 0, L_0x555569199c20;  1 drivers
v0x5555688f9960_0 .net *"_ivl_0", 0 0, L_0x555569199bb0;  1 drivers
v0x5555688f9a40_0 .net *"_ivl_4", 0 0, L_0x555569199c90;  1 drivers
v0x5555688f5f50_0 .net *"_ivl_6", 0 0, L_0x555569199d50;  1 drivers
v0x5555688f6030_0 .net *"_ivl_8", 0 0, L_0x555569199dc0;  1 drivers
S_0x5555688f6f80 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568900d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919a320 .functor XOR 1, L_0x55556919a830, L_0x55556919a9a0, C4<0>, C4<0>;
L_0x55556919a390 .functor XOR 1, L_0x55556919a320, L_0x55556919aad0, C4<0>, C4<0>;
L_0x55556919a450 .functor AND 1, L_0x55556919a830, L_0x55556919a9a0, C4<1>, C4<1>;
L_0x55556919a560 .functor XOR 1, L_0x55556919a830, L_0x55556919a9a0, C4<0>, C4<0>;
L_0x55556919a5d0 .functor AND 1, L_0x55556919aad0, L_0x55556919a560, C4<1>, C4<1>;
L_0x55556919a6e0 .functor OR 1, L_0x55556919a450, L_0x55556919a5d0, C4<0>, C4<0>;
v0x5555688f35f0_0 .net "A", 0 0, L_0x55556919a830;  1 drivers
v0x5555688f4570_0 .net "B", 0 0, L_0x55556919a9a0;  1 drivers
v0x5555688f4610_0 .net "Cin", 0 0, L_0x55556919aad0;  1 drivers
v0x5555688f0d80_0 .net "Cout", 0 0, L_0x55556919a6e0;  1 drivers
v0x5555688f0e40_0 .net "Sum", 0 0, L_0x55556919a390;  1 drivers
v0x5555688f1db0_0 .net *"_ivl_0", 0 0, L_0x55556919a320;  1 drivers
v0x5555688f1e70_0 .net *"_ivl_4", 0 0, L_0x55556919a450;  1 drivers
v0x55556895e610_0 .net *"_ivl_6", 0 0, L_0x55556919a560;  1 drivers
v0x55556895e6f0_0 .net *"_ivl_8", 0 0, L_0x55556919a5d0;  1 drivers
S_0x55556895e240 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568900d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919ad00 .functor XOR 1, L_0x55556919b220, L_0x55556919b3e0, C4<0>, C4<0>;
L_0x55556919ad70 .functor XOR 1, L_0x55556919ad00, L_0x55556919b5a0, C4<0>, C4<0>;
L_0x55556919ae30 .functor AND 1, L_0x55556919b220, L_0x55556919b3e0, C4<1>, C4<1>;
L_0x55556919af40 .functor XOR 1, L_0x55556919b220, L_0x55556919b3e0, C4<0>, C4<0>;
L_0x55556919afb0 .functor AND 1, L_0x55556919b5a0, L_0x55556919af40, C4<1>, C4<1>;
L_0x55556919b0c0 .functor OR 1, L_0x55556919ae30, L_0x55556919afb0, C4<0>, C4<0>;
v0x55556895df20_0 .net "A", 0 0, L_0x55556919b220;  1 drivers
v0x555568a71840_0 .net "B", 0 0, L_0x55556919b3e0;  1 drivers
v0x555568a71900_0 .net "Cin", 0 0, L_0x55556919b5a0;  1 drivers
v0x555568a159f0_0 .net "Cout", 0 0, L_0x55556919b0c0;  alias, 1 drivers
v0x555568a15ab0_0 .net "Sum", 0 0, L_0x55556919ad70;  1 drivers
v0x55556895e9e0_0 .net *"_ivl_0", 0 0, L_0x55556919ad00;  1 drivers
v0x55556895eac0_0 .net *"_ivl_4", 0 0, L_0x55556919ae30;  1 drivers
v0x555568a20b80_0 .net *"_ivl_6", 0 0, L_0x55556919af40;  1 drivers
v0x555568a20c60_0 .net *"_ivl_8", 0 0, L_0x55556919afb0;  1 drivers
S_0x555568a6d880 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568e30e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568a4f2d0_0 .net "A", 3 0, L_0x55556919dd00;  1 drivers
v0x555568a4f3d0_0 .net "B", 3 0, L_0x55556919dda0;  1 drivers
v0x555568a50300_0 .net "Cin", 0 0, L_0x55556919ded0;  1 drivers
v0x555568a503d0_0 .net "Cout", 0 0, L_0x55556919d5e0;  1 drivers
v0x555568a4b5d0_0 .net "Sum", 3 0, L_0x55556919dc60;  1 drivers
v0x555568a4b670_0 .net "carry", 2 0, L_0x55556919d0e0;  1 drivers
L_0x55556919be70 .part L_0x55556919dd00, 0, 1;
L_0x55556919bfa0 .part L_0x55556919dda0, 0, 1;
L_0x55556919c540 .part L_0x55556919dd00, 1, 1;
L_0x55556919c670 .part L_0x55556919dda0, 1, 1;
L_0x55556919c7a0 .part L_0x55556919d0e0, 0, 1;
L_0x55556919cd50 .part L_0x55556919dd00, 2, 1;
L_0x55556919cec0 .part L_0x55556919dda0, 2, 1;
L_0x55556919cff0 .part L_0x55556919d0e0, 1, 1;
L_0x55556919d0e0 .concat8 [ 1 1 1 0], L_0x55556919bd60, L_0x55556919c3f0, L_0x55556919cc00;
L_0x55556919d740 .part L_0x55556919dd00, 3, 1;
L_0x55556919d900 .part L_0x55556919dda0, 3, 1;
L_0x55556919dac0 .part L_0x55556919d0e0, 2, 1;
L_0x55556919dc60 .concat8 [ 1 1 1 1], L_0x55556919bb50, L_0x55556919c140, L_0x55556919c8b0, L_0x55556919d290;
S_0x555568a6ad60 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568a6d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919b880 .functor XOR 1, L_0x55556919be70, L_0x55556919bfa0, C4<0>, C4<0>;
L_0x55556919bb50 .functor XOR 1, L_0x55556919b880, L_0x55556919ded0, C4<0>, C4<0>;
L_0x55556919bbc0 .functor AND 1, L_0x55556919be70, L_0x55556919bfa0, C4<1>, C4<1>;
L_0x55556919bc30 .functor XOR 1, L_0x55556919be70, L_0x55556919bfa0, C4<0>, C4<0>;
L_0x55556919bca0 .functor AND 1, L_0x55556919ded0, L_0x55556919bc30, C4<1>, C4<1>;
L_0x55556919bd60 .functor OR 1, L_0x55556919bbc0, L_0x55556919bca0, C4<0>, C4<0>;
v0x555568a6bd90_0 .net "A", 0 0, L_0x55556919be70;  1 drivers
v0x555568a6be30_0 .net "B", 0 0, L_0x55556919bfa0;  1 drivers
v0x555568a68240_0 .net "Cin", 0 0, L_0x55556919ded0;  alias, 1 drivers
v0x555568a68310_0 .net "Cout", 0 0, L_0x55556919bd60;  1 drivers
v0x555568a69270_0 .net "Sum", 0 0, L_0x55556919bb50;  1 drivers
v0x555568a69310_0 .net *"_ivl_0", 0 0, L_0x55556919b880;  1 drivers
v0x555568a65eb0_0 .net *"_ivl_4", 0 0, L_0x55556919bbc0;  1 drivers
v0x555568a65f90_0 .net *"_ivl_6", 0 0, L_0x55556919bc30;  1 drivers
v0x555568a66c60_0 .net *"_ivl_8", 0 0, L_0x55556919bca0;  1 drivers
S_0x555568a62250 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568a6d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919c0d0 .functor XOR 1, L_0x55556919c540, L_0x55556919c670, C4<0>, C4<0>;
L_0x55556919c140 .functor XOR 1, L_0x55556919c0d0, L_0x55556919c7a0, C4<0>, C4<0>;
L_0x55556919c1b0 .functor AND 1, L_0x55556919c540, L_0x55556919c670, C4<1>, C4<1>;
L_0x55556919c270 .functor XOR 1, L_0x55556919c540, L_0x55556919c670, C4<0>, C4<0>;
L_0x55556919c2e0 .functor AND 1, L_0x55556919c7a0, L_0x55556919c270, C4<1>, C4<1>;
L_0x55556919c3f0 .functor OR 1, L_0x55556919c1b0, L_0x55556919c2e0, C4<0>, C4<0>;
v0x555568a5f740_0 .net "A", 0 0, L_0x55556919c540;  1 drivers
v0x555568a62840_0 .net "B", 0 0, L_0x55556919c670;  1 drivers
v0x555568a62900_0 .net "Cin", 0 0, L_0x55556919c7a0;  1 drivers
v0x555568a63730_0 .net "Cout", 0 0, L_0x55556919c3f0;  1 drivers
v0x555568a637f0_0 .net "Sum", 0 0, L_0x55556919c140;  1 drivers
v0x555568a5fd20_0 .net *"_ivl_0", 0 0, L_0x55556919c0d0;  1 drivers
v0x555568a5fe00_0 .net *"_ivl_4", 0 0, L_0x55556919c1b0;  1 drivers
v0x555568a60d50_0 .net *"_ivl_6", 0 0, L_0x55556919c270;  1 drivers
v0x555568a60e30_0 .net *"_ivl_8", 0 0, L_0x55556919c2e0;  1 drivers
S_0x555568a5d160 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568a6d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919c840 .functor XOR 1, L_0x55556919cd50, L_0x55556919cec0, C4<0>, C4<0>;
L_0x55556919c8b0 .functor XOR 1, L_0x55556919c840, L_0x55556919cff0, C4<0>, C4<0>;
L_0x55556919c970 .functor AND 1, L_0x55556919cd50, L_0x55556919cec0, C4<1>, C4<1>;
L_0x55556919ca80 .functor XOR 1, L_0x55556919cd50, L_0x55556919cec0, C4<0>, C4<0>;
L_0x55556919caf0 .functor AND 1, L_0x55556919cff0, L_0x55556919ca80, C4<1>, C4<1>;
L_0x55556919cc00 .functor OR 1, L_0x55556919c970, L_0x55556919caf0, C4<0>, C4<0>;
v0x555568a5e240_0 .net "A", 0 0, L_0x55556919cd50;  1 drivers
v0x555568a5a910_0 .net "B", 0 0, L_0x55556919cec0;  1 drivers
v0x555568a5a9d0_0 .net "Cin", 0 0, L_0x55556919cff0;  1 drivers
v0x555568a5b940_0 .net "Cout", 0 0, L_0x55556919cc00;  1 drivers
v0x555568a5ba00_0 .net "Sum", 0 0, L_0x55556919c8b0;  1 drivers
v0x555568a56c10_0 .net *"_ivl_0", 0 0, L_0x55556919c840;  1 drivers
v0x555568a56cf0_0 .net *"_ivl_4", 0 0, L_0x55556919c970;  1 drivers
v0x555568a54050_0 .net *"_ivl_6", 0 0, L_0x55556919ca80;  1 drivers
v0x555568a54130_0 .net *"_ivl_8", 0 0, L_0x55556919caf0;  1 drivers
S_0x555568a57200 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568a6d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919d220 .functor XOR 1, L_0x55556919d740, L_0x55556919d900, C4<0>, C4<0>;
L_0x55556919d290 .functor XOR 1, L_0x55556919d220, L_0x55556919dac0, C4<0>, C4<0>;
L_0x55556919d350 .functor AND 1, L_0x55556919d740, L_0x55556919d900, C4<1>, C4<1>;
L_0x55556919d460 .functor XOR 1, L_0x55556919d740, L_0x55556919d900, C4<0>, C4<0>;
L_0x55556919d4d0 .functor AND 1, L_0x55556919dac0, L_0x55556919d460, C4<1>, C4<1>;
L_0x55556919d5e0 .functor OR 1, L_0x55556919d350, L_0x55556919d4d0, C4<0>, C4<0>;
v0x555568a581a0_0 .net "A", 0 0, L_0x55556919d740;  1 drivers
v0x555568a546e0_0 .net "B", 0 0, L_0x55556919d900;  1 drivers
v0x555568a547a0_0 .net "Cin", 0 0, L_0x55556919dac0;  1 drivers
v0x555568a55710_0 .net "Cout", 0 0, L_0x55556919d5e0;  alias, 1 drivers
v0x555568a557d0_0 .net "Sum", 0 0, L_0x55556919d290;  1 drivers
v0x555568a51b20_0 .net *"_ivl_0", 0 0, L_0x55556919d220;  1 drivers
v0x555568a51c00_0 .net *"_ivl_4", 0 0, L_0x55556919d350;  1 drivers
v0x555568a52b50_0 .net *"_ivl_6", 0 0, L_0x55556919d460;  1 drivers
v0x555568a52c30_0 .net *"_ivl_8", 0 0, L_0x55556919d4d0;  1 drivers
S_0x555568a48a10 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568e30e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568a30890_0 .net "A", 3 0, L_0x5555691a0270;  1 drivers
v0x555568a30990_0 .net "B", 3 0, L_0x5555691a03b0;  1 drivers
v0x555568a2d010_0 .net "Cin", 0 0, L_0x5555691a0450;  1 drivers
v0x555568a2d0e0_0 .net "Cout", 0 0, L_0x55556919fb50;  1 drivers
v0x555568a2e040_0 .net "Sum", 3 0, L_0x5555691a01d0;  1 drivers
v0x555568a2e0e0_0 .net "carry", 2 0, L_0x55556919f650;  1 drivers
L_0x55556919e3e0 .part L_0x5555691a0270, 0, 1;
L_0x55556919e510 .part L_0x5555691a03b0, 0, 1;
L_0x55556919eab0 .part L_0x5555691a0270, 1, 1;
L_0x55556919ebe0 .part L_0x5555691a03b0, 1, 1;
L_0x55556919ed10 .part L_0x55556919f650, 0, 1;
L_0x55556919f2c0 .part L_0x5555691a0270, 2, 1;
L_0x55556919f430 .part L_0x5555691a03b0, 2, 1;
L_0x55556919f560 .part L_0x55556919f650, 1, 1;
L_0x55556919f650 .concat8 [ 1 1 1 0], L_0x55556919e2d0, L_0x55556919e960, L_0x55556919f170;
L_0x55556919fcb0 .part L_0x5555691a0270, 3, 1;
L_0x55556919fe70 .part L_0x5555691a03b0, 3, 1;
L_0x5555691a0030 .part L_0x55556919f650, 2, 1;
L_0x5555691a01d0 .concat8 [ 1 1 1 1], L_0x55556919e070, L_0x55556919e6b0, L_0x55556919ee20, L_0x55556919f800;
S_0x555568a4cab0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568a48a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919e000 .functor XOR 1, L_0x55556919e3e0, L_0x55556919e510, C4<0>, C4<0>;
L_0x55556919e070 .functor XOR 1, L_0x55556919e000, L_0x5555691a0450, C4<0>, C4<0>;
L_0x55556919e0e0 .functor AND 1, L_0x55556919e3e0, L_0x55556919e510, C4<1>, C4<1>;
L_0x55556919e1a0 .functor XOR 1, L_0x55556919e3e0, L_0x55556919e510, C4<0>, C4<0>;
L_0x55556919e210 .functor AND 1, L_0x5555691a0450, L_0x55556919e1a0, C4<1>, C4<1>;
L_0x55556919e2d0 .functor OR 1, L_0x55556919e0e0, L_0x55556919e210, C4<0>, C4<0>;
v0x555568a490a0_0 .net "A", 0 0, L_0x55556919e3e0;  1 drivers
v0x555568a49140_0 .net "B", 0 0, L_0x55556919e510;  1 drivers
v0x555568a4a0d0_0 .net "Cin", 0 0, L_0x5555691a0450;  alias, 1 drivers
v0x555568a4a1a0_0 .net "Cout", 0 0, L_0x55556919e2d0;  1 drivers
v0x555568a464e0_0 .net "Sum", 0 0, L_0x55556919e070;  1 drivers
v0x555568a46580_0 .net *"_ivl_0", 0 0, L_0x55556919e000;  1 drivers
v0x555568a47510_0 .net *"_ivl_4", 0 0, L_0x55556919e0e0;  1 drivers
v0x555568a475f0_0 .net *"_ivl_6", 0 0, L_0x55556919e1a0;  1 drivers
v0x555568a43c90_0 .net *"_ivl_8", 0 0, L_0x55556919e210;  1 drivers
S_0x555568a44cc0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568a48a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919e640 .functor XOR 1, L_0x55556919eab0, L_0x55556919ebe0, C4<0>, C4<0>;
L_0x55556919e6b0 .functor XOR 1, L_0x55556919e640, L_0x55556919ed10, C4<0>, C4<0>;
L_0x55556919e720 .functor AND 1, L_0x55556919eab0, L_0x55556919ebe0, C4<1>, C4<1>;
L_0x55556919e7e0 .functor XOR 1, L_0x55556919eab0, L_0x55556919ebe0, C4<0>, C4<0>;
L_0x55556919e850 .functor AND 1, L_0x55556919ed10, L_0x55556919e7e0, C4<1>, C4<1>;
L_0x55556919e960 .functor OR 1, L_0x55556919e720, L_0x55556919e850, C4<0>, C4<0>;
v0x555568a40040_0 .net "A", 0 0, L_0x55556919eab0;  1 drivers
v0x555568a3d3d0_0 .net "B", 0 0, L_0x55556919ebe0;  1 drivers
v0x555568a3d490_0 .net "Cin", 0 0, L_0x55556919ed10;  1 drivers
v0x555568a40580_0 .net "Cout", 0 0, L_0x55556919e960;  1 drivers
v0x555568a40640_0 .net "Sum", 0 0, L_0x55556919e6b0;  1 drivers
v0x555568a41470_0 .net *"_ivl_0", 0 0, L_0x55556919e640;  1 drivers
v0x555568a41550_0 .net *"_ivl_4", 0 0, L_0x55556919e720;  1 drivers
v0x555568a3da60_0 .net *"_ivl_6", 0 0, L_0x55556919e7e0;  1 drivers
v0x555568a3db40_0 .net *"_ivl_8", 0 0, L_0x55556919e850;  1 drivers
S_0x555568a3ea90 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568a48a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919edb0 .functor XOR 1, L_0x55556919f2c0, L_0x55556919f430, C4<0>, C4<0>;
L_0x55556919ee20 .functor XOR 1, L_0x55556919edb0, L_0x55556919f560, C4<0>, C4<0>;
L_0x55556919eee0 .functor AND 1, L_0x55556919f2c0, L_0x55556919f430, C4<1>, C4<1>;
L_0x55556919eff0 .functor XOR 1, L_0x55556919f2c0, L_0x55556919f430, C4<0>, C4<0>;
L_0x55556919f060 .functor AND 1, L_0x55556919f560, L_0x55556919eff0, C4<1>, C4<1>;
L_0x55556919f170 .functor OR 1, L_0x55556919eee0, L_0x55556919f060, C4<0>, C4<0>;
v0x555568a3af50_0 .net "A", 0 0, L_0x55556919f2c0;  1 drivers
v0x555568a3bed0_0 .net "B", 0 0, L_0x55556919f430;  1 drivers
v0x555568a3bf90_0 .net "Cin", 0 0, L_0x55556919f560;  1 drivers
v0x555568a38650_0 .net "Cout", 0 0, L_0x55556919f170;  1 drivers
v0x555568a38710_0 .net "Sum", 0 0, L_0x55556919ee20;  1 drivers
v0x555568a39680_0 .net *"_ivl_0", 0 0, L_0x55556919edb0;  1 drivers
v0x555568a39760_0 .net *"_ivl_4", 0 0, L_0x55556919eee0;  1 drivers
v0x555568a34950_0 .net *"_ivl_6", 0 0, L_0x55556919eff0;  1 drivers
v0x555568a34a30_0 .net *"_ivl_8", 0 0, L_0x55556919f060;  1 drivers
S_0x555568a31d90 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568a48a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556919f790 .functor XOR 1, L_0x55556919fcb0, L_0x55556919fe70, C4<0>, C4<0>;
L_0x55556919f800 .functor XOR 1, L_0x55556919f790, L_0x5555691a0030, C4<0>, C4<0>;
L_0x55556919f8c0 .functor AND 1, L_0x55556919fcb0, L_0x55556919fe70, C4<1>, C4<1>;
L_0x55556919f9d0 .functor XOR 1, L_0x55556919fcb0, L_0x55556919fe70, C4<0>, C4<0>;
L_0x55556919fa40 .functor AND 1, L_0x5555691a0030, L_0x55556919f9d0, C4<1>, C4<1>;
L_0x55556919fb50 .functor OR 1, L_0x55556919f8c0, L_0x55556919fa40, C4<0>, C4<0>;
v0x555568a34ff0_0 .net "A", 0 0, L_0x55556919fcb0;  1 drivers
v0x555568a35e30_0 .net "B", 0 0, L_0x55556919fe70;  1 drivers
v0x555568a35ef0_0 .net "Cin", 0 0, L_0x5555691a0030;  1 drivers
v0x555568a32420_0 .net "Cout", 0 0, L_0x55556919fb50;  alias, 1 drivers
v0x555568a324e0_0 .net "Sum", 0 0, L_0x55556919f800;  1 drivers
v0x555568a33450_0 .net *"_ivl_0", 0 0, L_0x55556919f790;  1 drivers
v0x555568a33530_0 .net *"_ivl_4", 0 0, L_0x55556919f8c0;  1 drivers
v0x555568a2f860_0 .net *"_ivl_6", 0 0, L_0x55556919f9d0;  1 drivers
v0x555568a2f940_0 .net *"_ivl_8", 0 0, L_0x55556919fa40;  1 drivers
S_0x555568a29310 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568e30e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568962b30_0 .net "A", 3 0, L_0x5555691a2850;  1 drivers
v0x555568962c30_0 .net "B", 3 0, L_0x5555691a04f0;  1 drivers
v0x555568962510_0 .net "Cin", 0 0, L_0x5555691a2ac0;  1 drivers
v0x5555689625e0_0 .net "Cout", 0 0, L_0x5555691a2140;  alias, 1 drivers
v0x555568961ef0_0 .net "Sum", 3 0, L_0x5555691a27b0;  1 drivers
v0x555568961f90_0 .net "carry", 2 0, L_0x5555691a1c40;  1 drivers
L_0x5555691a09d0 .part L_0x5555691a2850, 0, 1;
L_0x5555691a0b00 .part L_0x5555691a04f0, 0, 1;
L_0x5555691a10a0 .part L_0x5555691a2850, 1, 1;
L_0x5555691a11d0 .part L_0x5555691a04f0, 1, 1;
L_0x5555691a1300 .part L_0x5555691a1c40, 0, 1;
L_0x5555691a18b0 .part L_0x5555691a2850, 2, 1;
L_0x5555691a1a20 .part L_0x5555691a04f0, 2, 1;
L_0x5555691a1b50 .part L_0x5555691a1c40, 1, 1;
L_0x5555691a1c40 .concat8 [ 1 1 1 0], L_0x5555691a08c0, L_0x5555691a0f50, L_0x5555691a1760;
L_0x5555691a2290 .part L_0x5555691a2850, 3, 1;
L_0x5555691a2450 .part L_0x5555691a04f0, 3, 1;
L_0x5555691a2610 .part L_0x5555691a1c40, 2, 1;
L_0x5555691a27b0 .concat8 [ 1 1 1 1], L_0x5555691a0610, L_0x5555691a0ca0, L_0x5555691a1410, L_0x5555691a1df0;
S_0x555568a29900 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568a29310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a05a0 .functor XOR 1, L_0x5555691a09d0, L_0x5555691a0b00, C4<0>, C4<0>;
L_0x5555691a0610 .functor XOR 1, L_0x5555691a05a0, L_0x5555691a2ac0, C4<0>, C4<0>;
L_0x5555691a0680 .functor AND 1, L_0x5555691a09d0, L_0x5555691a0b00, C4<1>, C4<1>;
L_0x5555691a0790 .functor XOR 1, L_0x5555691a09d0, L_0x5555691a0b00, C4<0>, C4<0>;
L_0x5555691a0800 .functor AND 1, L_0x5555691a2ac0, L_0x5555691a0790, C4<1>, C4<1>;
L_0x5555691a08c0 .functor OR 1, L_0x5555691a0680, L_0x5555691a0800, C4<0>, C4<0>;
v0x555568a2a7f0_0 .net "A", 0 0, L_0x5555691a09d0;  1 drivers
v0x555568a2a890_0 .net "B", 0 0, L_0x5555691a0b00;  1 drivers
v0x555568a26de0_0 .net "Cin", 0 0, L_0x5555691a2ac0;  alias, 1 drivers
v0x555568a26eb0_0 .net "Cout", 0 0, L_0x5555691a08c0;  1 drivers
v0x555568a27e10_0 .net "Sum", 0 0, L_0x5555691a0610;  1 drivers
v0x555568a27eb0_0 .net *"_ivl_0", 0 0, L_0x5555691a05a0;  1 drivers
v0x555568a24220_0 .net *"_ivl_4", 0 0, L_0x5555691a0680;  1 drivers
v0x555568a24300_0 .net *"_ivl_6", 0 0, L_0x5555691a0790;  1 drivers
v0x555568a25250_0 .net *"_ivl_8", 0 0, L_0x5555691a0800;  1 drivers
S_0x555568a219d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568a29310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a0c30 .functor XOR 1, L_0x5555691a10a0, L_0x5555691a11d0, C4<0>, C4<0>;
L_0x5555691a0ca0 .functor XOR 1, L_0x5555691a0c30, L_0x5555691a1300, C4<0>, C4<0>;
L_0x5555691a0d10 .functor AND 1, L_0x5555691a10a0, L_0x5555691a11d0, C4<1>, C4<1>;
L_0x5555691a0dd0 .functor XOR 1, L_0x5555691a10a0, L_0x5555691a11d0, C4<0>, C4<0>;
L_0x5555691a0e40 .functor AND 1, L_0x5555691a1300, L_0x5555691a0dd0, C4<1>, C4<1>;
L_0x5555691a0f50 .functor OR 1, L_0x5555691a0d10, L_0x5555691a0e40, C4<0>, C4<0>;
v0x555568a22ab0_0 .net "A", 0 0, L_0x5555691a10a0;  1 drivers
v0x555568a1dea0_0 .net "B", 0 0, L_0x5555691a11d0;  1 drivers
v0x555568a1df60_0 .net "Cin", 0 0, L_0x5555691a1300;  1 drivers
v0x555568a1b2e0_0 .net "Cout", 0 0, L_0x5555691a0f50;  1 drivers
v0x555568a1b3a0_0 .net "Sum", 0 0, L_0x5555691a0ca0;  1 drivers
v0x555568a1e490_0 .net *"_ivl_0", 0 0, L_0x5555691a0c30;  1 drivers
v0x555568a1e570_0 .net *"_ivl_4", 0 0, L_0x5555691a0d10;  1 drivers
v0x555568a1f380_0 .net *"_ivl_6", 0 0, L_0x5555691a0dd0;  1 drivers
v0x555568a1f460_0 .net *"_ivl_8", 0 0, L_0x5555691a0e40;  1 drivers
S_0x555568a1b970 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568a29310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a13a0 .functor XOR 1, L_0x5555691a18b0, L_0x5555691a1a20, C4<0>, C4<0>;
L_0x5555691a1410 .functor XOR 1, L_0x5555691a13a0, L_0x5555691a1b50, C4<0>, C4<0>;
L_0x5555691a14d0 .functor AND 1, L_0x5555691a18b0, L_0x5555691a1a20, C4<1>, C4<1>;
L_0x5555691a15e0 .functor XOR 1, L_0x5555691a18b0, L_0x5555691a1a20, C4<0>, C4<0>;
L_0x5555691a1650 .functor AND 1, L_0x5555691a1b50, L_0x5555691a15e0, C4<1>, C4<1>;
L_0x5555691a1760 .functor OR 1, L_0x5555691a14d0, L_0x5555691a1650, C4<0>, C4<0>;
v0x555568a1ca50_0 .net "A", 0 0, L_0x5555691a18b0;  1 drivers
v0x555568a18db0_0 .net "B", 0 0, L_0x5555691a1a20;  1 drivers
v0x555568a18e70_0 .net "Cin", 0 0, L_0x5555691a1b50;  1 drivers
v0x555568a19de0_0 .net "Cout", 0 0, L_0x5555691a1760;  1 drivers
v0x555568a19ea0_0 .net "Sum", 0 0, L_0x5555691a1410;  1 drivers
v0x555568a163b0_0 .net *"_ivl_0", 0 0, L_0x5555691a13a0;  1 drivers
v0x555568a16490_0 .net *"_ivl_4", 0 0, L_0x5555691a14d0;  1 drivers
v0x555568a173e0_0 .net *"_ivl_6", 0 0, L_0x5555691a15e0;  1 drivers
v0x555568a174c0_0 .net *"_ivl_8", 0 0, L_0x5555691a1650;  1 drivers
S_0x555568964ff0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568a29310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a1d80 .functor XOR 1, L_0x5555691a2290, L_0x5555691a2450, C4<0>, C4<0>;
L_0x5555691a1df0 .functor XOR 1, L_0x5555691a1d80, L_0x5555691a2610, C4<0>, C4<0>;
L_0x5555691a1eb0 .functor AND 1, L_0x5555691a2290, L_0x5555691a2450, C4<1>, C4<1>;
L_0x5555691a1fc0 .functor XOR 1, L_0x5555691a2290, L_0x5555691a2450, C4<0>, C4<0>;
L_0x5555691a2030 .functor AND 1, L_0x5555691a2610, L_0x5555691a1fc0, C4<1>, C4<1>;
L_0x5555691a2140 .functor OR 1, L_0x5555691a1eb0, L_0x5555691a2030, C4<0>, C4<0>;
v0x555568964a80_0 .net "A", 0 0, L_0x5555691a2290;  1 drivers
v0x5555689643b0_0 .net "B", 0 0, L_0x5555691a2450;  1 drivers
v0x555568964470_0 .net "Cin", 0 0, L_0x5555691a2610;  1 drivers
v0x555568963d90_0 .net "Cout", 0 0, L_0x5555691a2140;  alias, 1 drivers
v0x555568963e50_0 .net "Sum", 0 0, L_0x5555691a1df0;  1 drivers
v0x555568963770_0 .net *"_ivl_0", 0 0, L_0x5555691a1d80;  1 drivers
v0x555568963850_0 .net *"_ivl_4", 0 0, L_0x5555691a1eb0;  1 drivers
v0x555568963150_0 .net *"_ivl_6", 0 0, L_0x5555691a1fc0;  1 drivers
v0x555568963230_0 .net *"_ivl_8", 0 0, L_0x5555691a2030;  1 drivers
S_0x555568a110e0 .scope module, "sltu_fa" "FA_32bit" 22 47, 23 47 0, S_0x555568e86640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568aeb060_0 .net "A", 31 0, v0x555568e36d70_0;  alias, 1 drivers
v0x555568aeb120_0 .net "B", 31 0, L_0x5555691b6380;  1 drivers
L_0x7f38a6a74da8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555568aee210_0 .net "Cin", 0 0, L_0x7f38a6a74da8;  1 drivers
v0x555568aee300_0 .net "Cout", 0 0, L_0x5555691b55a0;  alias, 1 drivers
v0x555568aef150_0 .net "Sum", 31 0, L_0x5555691b5d50;  1 drivers
v0x555568aeb6f0_0 .net "carry", 6 0, L_0x5555691b3730;  1 drivers
L_0x5555691a56a0 .part v0x555568e36d70_0, 0, 4;
L_0x5555691a5740 .part L_0x5555691b6380, 0, 4;
L_0x5555691a7ae0 .part v0x555568e36d70_0, 4, 4;
L_0x5555691a7b80 .part L_0x5555691b6380, 4, 4;
L_0x5555691a7c20 .part L_0x5555691b3730, 0, 1;
L_0x5555691aa050 .part v0x555568e36d70_0, 8, 4;
L_0x5555691aa130 .part L_0x5555691b6380, 8, 4;
L_0x5555691aa1d0 .part L_0x5555691b3730, 1, 1;
L_0x5555691ac610 .part v0x555568e36d70_0, 12, 4;
L_0x5555691ac6b0 .part L_0x5555691b6380, 12, 4;
L_0x5555691ac7e0 .part L_0x5555691b3730, 2, 1;
L_0x5555691aeb40 .part v0x555568e36d70_0, 16, 4;
L_0x5555691aec50 .part L_0x5555691b6380, 16, 4;
L_0x5555691aecf0 .part L_0x5555691b3730, 3, 1;
L_0x5555691b10e0 .part v0x555568e36d70_0, 20, 4;
L_0x5555691b1180 .part L_0x5555691b6380, 20, 4;
L_0x5555691b12b0 .part L_0x5555691b3730, 4, 1;
L_0x5555691b3690 .part v0x555568e36d70_0, 24, 4;
L_0x5555691b37d0 .part L_0x5555691b6380, 24, 4;
L_0x5555691b3870 .part L_0x5555691b3730, 5, 1;
LS_0x5555691b3730_0_0 .concat8 [ 1 1 1 1], L_0x5555691a4f20, L_0x5555691a73c0, L_0x5555691a9930, L_0x5555691abef0;
LS_0x5555691b3730_0_4 .concat8 [ 1 1 1 0], L_0x5555691ae3c0, L_0x5555691b09c0, L_0x5555691b2f70;
L_0x5555691b3730 .concat8 [ 4 3 0 0], LS_0x5555691b3730_0_0, LS_0x5555691b3730_0_4;
L_0x5555691b5cb0 .part v0x555568e36d70_0, 28, 4;
L_0x5555691b3910 .part L_0x5555691b6380, 28, 4;
L_0x5555691b5f20 .part L_0x5555691b3730, 6, 1;
LS_0x5555691b5d50_0_0 .concat8 [ 4 4 4 4], L_0x5555691a5600, L_0x5555691a7a40, L_0x5555691a9fb0, L_0x5555691ac570;
LS_0x5555691b5d50_0_4 .concat8 [ 4 4 4 4], L_0x5555691aeaa0, L_0x5555691b1040, L_0x5555691b35f0, L_0x5555691b5c10;
L_0x5555691b5d50 .concat8 [ 16 16 0 0], LS_0x5555691b5d50_0_0, LS_0x5555691b5d50_0_4;
S_0x555568a0f6c0 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568a110e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555689e2760_0 .net "A", 3 0, L_0x5555691a56a0;  1 drivers
v0x5555689e2860_0 .net "B", 3 0, L_0x5555691a5740;  1 drivers
v0x5555689e1f70_0 .net "Cin", 0 0, L_0x7f38a6a74da8;  alias, 1 drivers
v0x5555689e2010_0 .net "Cout", 0 0, L_0x5555691a4f20;  1 drivers
v0x5555689e2f90_0 .net "Sum", 3 0, L_0x5555691a5600;  1 drivers
v0x5555689e3030_0 .net "carry", 2 0, L_0x5555691a4a20;  1 drivers
L_0x5555691a3970 .part L_0x5555691a56a0, 0, 1;
L_0x5555691a3aa0 .part L_0x5555691a5740, 0, 1;
L_0x5555691a3fb0 .part L_0x5555691a56a0, 1, 1;
L_0x5555691a40e0 .part L_0x5555691a5740, 1, 1;
L_0x5555691a4210 .part L_0x5555691a4a20, 0, 1;
L_0x5555691a4690 .part L_0x5555691a56a0, 2, 1;
L_0x5555691a4800 .part L_0x5555691a5740, 2, 1;
L_0x5555691a4930 .part L_0x5555691a4a20, 1, 1;
L_0x5555691a4a20 .concat8 [ 1 1 1 0], L_0x5555691a3820, L_0x5555691a3ef0, L_0x5555691a4540;
L_0x5555691a5080 .part L_0x5555691a56a0, 3, 1;
L_0x5555691a52a0 .part L_0x5555691a5740, 3, 1;
L_0x5555691a5460 .part L_0x5555691a4a20, 2, 1;
L_0x5555691a5600 .concat8 [ 1 1 1 1], L_0x5555691a3570, L_0x5555691a3c40, L_0x555569188b50, L_0x5555691a4bd0;
S_0x555568a0b6b0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568a0f6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a3500 .functor XOR 1, L_0x5555691a3970, L_0x5555691a3aa0, C4<0>, C4<0>;
L_0x5555691a3570 .functor XOR 1, L_0x5555691a3500, L_0x7f38a6a74da8, C4<0>, C4<0>;
L_0x5555691a3630 .functor AND 1, L_0x5555691a3970, L_0x5555691a3aa0, C4<1>, C4<1>;
L_0x5555691a3740 .functor XOR 1, L_0x5555691a3970, L_0x5555691a3aa0, C4<0>, C4<0>;
L_0x5555691a37b0 .functor AND 1, L_0x7f38a6a74da8, L_0x5555691a3740, C4<1>, C4<1>;
L_0x5555691a3820 .functor OR 1, L_0x5555691a3630, L_0x5555691a37b0, C4<0>, C4<0>;
v0x555568a0a2d0_0 .net "A", 0 0, L_0x5555691a3970;  1 drivers
v0x5555689fcfc0_0 .net "B", 0 0, L_0x5555691a3aa0;  1 drivers
v0x5555689fd080_0 .net "Cin", 0 0, L_0x7f38a6a74da8;  alias, 1 drivers
v0x5555689fafc0_0 .net "Cout", 0 0, L_0x5555691a3820;  1 drivers
v0x5555689fb080_0 .net "Sum", 0 0, L_0x5555691a3570;  1 drivers
v0x555568977dc0_0 .net *"_ivl_0", 0 0, L_0x5555691a3500;  1 drivers
v0x555568977ea0_0 .net *"_ivl_4", 0 0, L_0x5555691a3630;  1 drivers
v0x5555689f2720_0 .net *"_ivl_6", 0 0, L_0x5555691a3740;  1 drivers
v0x5555689f2800_0 .net *"_ivl_8", 0 0, L_0x5555691a37b0;  1 drivers
S_0x5555689f1ef0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568a0f6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a3bd0 .functor XOR 1, L_0x5555691a3fb0, L_0x5555691a40e0, C4<0>, C4<0>;
L_0x5555691a3c40 .functor XOR 1, L_0x5555691a3bd0, L_0x5555691a4210, C4<0>, C4<0>;
L_0x5555691a3cb0 .functor AND 1, L_0x5555691a3fb0, L_0x5555691a40e0, C4<1>, C4<1>;
L_0x5555691a3d70 .functor XOR 1, L_0x5555691a3fb0, L_0x5555691a40e0, C4<0>, C4<0>;
L_0x5555691a3de0 .functor AND 1, L_0x5555691a4210, L_0x5555691a3d70, C4<1>, C4<1>;
L_0x5555691a3ef0 .functor OR 1, L_0x5555691a3cb0, L_0x5555691a3de0, C4<0>, C4<0>;
v0x5555689f0b60_0 .net "A", 0 0, L_0x5555691a3fb0;  1 drivers
v0x5555689f0280_0 .net "B", 0 0, L_0x5555691a40e0;  1 drivers
v0x5555689f0340_0 .net "Cin", 0 0, L_0x5555691a4210;  1 drivers
v0x5555689eee40_0 .net "Cout", 0 0, L_0x5555691a3ef0;  1 drivers
v0x5555689eef00_0 .net "Sum", 0 0, L_0x5555691a3c40;  1 drivers
v0x5555689ee610_0 .net *"_ivl_0", 0 0, L_0x5555691a3bd0;  1 drivers
v0x5555689ee6f0_0 .net *"_ivl_4", 0 0, L_0x5555691a3cb0;  1 drivers
v0x5555689ed0b0_0 .net *"_ivl_6", 0 0, L_0x5555691a3d70;  1 drivers
v0x5555689ed190_0 .net *"_ivl_8", 0 0, L_0x5555691a3de0;  1 drivers
S_0x5555689ec880 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568a0f6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555568df5020 .functor XOR 1, L_0x5555691a4690, L_0x5555691a4800, C4<0>, C4<0>;
L_0x555569188b50 .functor XOR 1, L_0x555568df5020, L_0x5555691a4930, C4<0>, C4<0>;
L_0x5555691a42b0 .functor AND 1, L_0x5555691a4690, L_0x5555691a4800, C4<1>, C4<1>;
L_0x5555691a43c0 .functor XOR 1, L_0x5555691a4690, L_0x5555691a4800, C4<0>, C4<0>;
L_0x5555691a4430 .functor AND 1, L_0x5555691a4930, L_0x5555691a43c0, C4<1>, C4<1>;
L_0x5555691a4540 .functor OR 1, L_0x5555691a42b0, L_0x5555691a4430, C4<0>, C4<0>;
v0x5555689eab20_0 .net "A", 0 0, L_0x5555691a4690;  1 drivers
v0x5555689ea280_0 .net "B", 0 0, L_0x5555691a4800;  1 drivers
v0x5555689ea340_0 .net "Cin", 0 0, L_0x5555691a4930;  1 drivers
v0x5555689eb2a0_0 .net "Cout", 0 0, L_0x5555691a4540;  1 drivers
v0x5555689eb340_0 .net "Sum", 0 0, L_0x555569188b50;  1 drivers
v0x5555689e8920_0 .net *"_ivl_0", 0 0, L_0x555568df5020;  1 drivers
v0x5555689e8a00_0 .net *"_ivl_4", 0 0, L_0x5555691a42b0;  1 drivers
v0x5555689e8130_0 .net *"_ivl_6", 0 0, L_0x5555691a43c0;  1 drivers
v0x5555689e8210_0 .net *"_ivl_8", 0 0, L_0x5555691a4430;  1 drivers
S_0x5555689e9150 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568a0f6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a4b60 .functor XOR 1, L_0x5555691a5080, L_0x5555691a52a0, C4<0>, C4<0>;
L_0x5555691a4bd0 .functor XOR 1, L_0x5555691a4b60, L_0x5555691a5460, C4<0>, C4<0>;
L_0x5555691a4c90 .functor AND 1, L_0x5555691a5080, L_0x5555691a52a0, C4<1>, C4<1>;
L_0x5555691a4da0 .functor XOR 1, L_0x5555691a5080, L_0x5555691a52a0, C4<0>, C4<0>;
L_0x5555691a4e10 .functor AND 1, L_0x5555691a5460, L_0x5555691a4da0, C4<1>, C4<1>;
L_0x5555691a4f20 .functor OR 1, L_0x5555691a4c90, L_0x5555691a4e10, C4<0>, C4<0>;
v0x5555689e6fa0_0 .net "A", 0 0, L_0x5555691a5080;  1 drivers
v0x5555689e66c0_0 .net "B", 0 0, L_0x5555691a52a0;  1 drivers
v0x5555689e6780_0 .net "Cin", 0 0, L_0x5555691a5460;  1 drivers
v0x5555689e48b0_0 .net "Cout", 0 0, L_0x5555691a4f20;  alias, 1 drivers
v0x5555689e4970_0 .net "Sum", 0 0, L_0x5555691a4bd0;  1 drivers
v0x5555689e40c0_0 .net *"_ivl_0", 0 0, L_0x5555691a4b60;  1 drivers
v0x5555689e41a0_0 .net *"_ivl_4", 0 0, L_0x5555691a4c90;  1 drivers
v0x5555689e50e0_0 .net *"_ivl_6", 0 0, L_0x5555691a4da0;  1 drivers
v0x5555689e51c0_0 .net *"_ivl_8", 0 0, L_0x5555691a4e10;  1 drivers
S_0x5555689e0de0 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568a110e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555689cd500_0 .net "A", 3 0, L_0x5555691a7ae0;  1 drivers
v0x5555689cd600_0 .net "B", 3 0, L_0x5555691a7b80;  1 drivers
v0x5555689cab80_0 .net "Cin", 0 0, L_0x5555691a7c20;  1 drivers
v0x5555689cac20_0 .net "Cout", 0 0, L_0x5555691a73c0;  1 drivers
v0x5555689ca390_0 .net "Sum", 3 0, L_0x5555691a7a40;  1 drivers
v0x5555689ca480_0 .net "carry", 2 0, L_0x5555691a6ec0;  1 drivers
L_0x5555691a5c50 .part L_0x5555691a7ae0, 0, 1;
L_0x5555691a5d80 .part L_0x5555691a7b80, 0, 1;
L_0x5555691a6320 .part L_0x5555691a7ae0, 1, 1;
L_0x5555691a6450 .part L_0x5555691a7b80, 1, 1;
L_0x5555691a6580 .part L_0x5555691a6ec0, 0, 1;
L_0x5555691a6b30 .part L_0x5555691a7ae0, 2, 1;
L_0x5555691a6ca0 .part L_0x5555691a7b80, 2, 1;
L_0x5555691a6dd0 .part L_0x5555691a6ec0, 1, 1;
L_0x5555691a6ec0 .concat8 [ 1 1 1 0], L_0x5555691a5b00, L_0x5555691a61d0, L_0x5555691a69e0;
L_0x5555691a7520 .part L_0x5555691a7ae0, 3, 1;
L_0x5555691a76e0 .part L_0x5555691a7b80, 3, 1;
L_0x5555691a78a0 .part L_0x5555691a6ec0, 2, 1;
L_0x5555691a7a40 .concat8 [ 1 1 1 1], L_0x5555691a5850, L_0x5555691a5f20, L_0x5555691a6690, L_0x5555691a7070;
S_0x5555689df050 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x5555689e0de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a57e0 .functor XOR 1, L_0x5555691a5c50, L_0x5555691a5d80, C4<0>, C4<0>;
L_0x5555691a5850 .functor XOR 1, L_0x5555691a57e0, L_0x5555691a7c20, C4<0>, C4<0>;
L_0x5555691a58c0 .functor AND 1, L_0x5555691a5c50, L_0x5555691a5d80, C4<1>, C4<1>;
L_0x5555691a59d0 .functor XOR 1, L_0x5555691a5c50, L_0x5555691a5d80, C4<0>, C4<0>;
L_0x5555691a5a40 .functor AND 1, L_0x5555691a7c20, L_0x5555691a59d0, C4<1>, C4<1>;
L_0x5555691a5b00 .functor OR 1, L_0x5555691a58c0, L_0x5555691a5a40, C4<0>, C4<0>;
v0x5555689de820_0 .net "A", 0 0, L_0x5555691a5c50;  1 drivers
v0x5555689de8e0_0 .net "B", 0 0, L_0x5555691a5d80;  1 drivers
v0x5555689dca10_0 .net "Cin", 0 0, L_0x5555691a7c20;  alias, 1 drivers
v0x5555689dcab0_0 .net "Cout", 0 0, L_0x5555691a5b00;  1 drivers
v0x5555689dc220_0 .net "Sum", 0 0, L_0x5555691a5850;  1 drivers
v0x5555689dc2e0_0 .net *"_ivl_0", 0 0, L_0x5555691a57e0;  1 drivers
v0x5555689dd240_0 .net *"_ivl_4", 0 0, L_0x5555691a58c0;  1 drivers
v0x5555689dd320_0 .net *"_ivl_6", 0 0, L_0x5555691a59d0;  1 drivers
v0x5555689da8c0_0 .net *"_ivl_8", 0 0, L_0x5555691a5a40;  1 drivers
S_0x5555689da0d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x5555689e0de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a5eb0 .functor XOR 1, L_0x5555691a6320, L_0x5555691a6450, C4<0>, C4<0>;
L_0x5555691a5f20 .functor XOR 1, L_0x5555691a5eb0, L_0x5555691a6580, C4<0>, C4<0>;
L_0x5555691a5f90 .functor AND 1, L_0x5555691a6320, L_0x5555691a6450, C4<1>, C4<1>;
L_0x5555691a6050 .functor XOR 1, L_0x5555691a6320, L_0x5555691a6450, C4<0>, C4<0>;
L_0x5555691a60c0 .functor AND 1, L_0x5555691a6580, L_0x5555691a6050, C4<1>, C4<1>;
L_0x5555691a61d0 .functor OR 1, L_0x5555691a5f90, L_0x5555691a60c0, C4<0>, C4<0>;
v0x5555689db1a0_0 .net "A", 0 0, L_0x5555691a6320;  1 drivers
v0x5555689d8e90_0 .net "B", 0 0, L_0x5555691a6450;  1 drivers
v0x5555689d8f50_0 .net "Cin", 0 0, L_0x5555691a6580;  1 drivers
v0x5555689d8660_0 .net "Cout", 0 0, L_0x5555691a61d0;  1 drivers
v0x5555689d8720_0 .net "Sum", 0 0, L_0x5555691a5f20;  1 drivers
v0x5555689d6850_0 .net *"_ivl_0", 0 0, L_0x5555691a5eb0;  1 drivers
v0x5555689d6930_0 .net *"_ivl_4", 0 0, L_0x5555691a5f90;  1 drivers
v0x5555689d6060_0 .net *"_ivl_6", 0 0, L_0x5555691a6050;  1 drivers
v0x5555689d6140_0 .net *"_ivl_8", 0 0, L_0x5555691a60c0;  1 drivers
S_0x5555689d7080 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x5555689e0de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a6620 .functor XOR 1, L_0x5555691a6b30, L_0x5555691a6ca0, C4<0>, C4<0>;
L_0x5555691a6690 .functor XOR 1, L_0x5555691a6620, L_0x5555691a6dd0, C4<0>, C4<0>;
L_0x5555691a6750 .functor AND 1, L_0x5555691a6b30, L_0x5555691a6ca0, C4<1>, C4<1>;
L_0x5555691a6860 .functor XOR 1, L_0x5555691a6b30, L_0x5555691a6ca0, C4<0>, C4<0>;
L_0x5555691a68d0 .functor AND 1, L_0x5555691a6dd0, L_0x5555691a6860, C4<1>, C4<1>;
L_0x5555691a69e0 .functor OR 1, L_0x5555691a6750, L_0x5555691a68d0, C4<0>, C4<0>;
v0x5555689d47b0_0 .net "A", 0 0, L_0x5555691a6b30;  1 drivers
v0x5555689d3f10_0 .net "B", 0 0, L_0x5555691a6ca0;  1 drivers
v0x5555689d3fd0_0 .net "Cin", 0 0, L_0x5555691a6dd0;  1 drivers
v0x5555689d4f30_0 .net "Cout", 0 0, L_0x5555691a69e0;  1 drivers
v0x5555689d4fd0_0 .net "Sum", 0 0, L_0x5555691a6690;  1 drivers
v0x5555689d2d10_0 .net *"_ivl_0", 0 0, L_0x5555691a6620;  1 drivers
v0x5555689d2df0_0 .net *"_ivl_4", 0 0, L_0x5555691a6750;  1 drivers
v0x5555689d24e0_0 .net *"_ivl_6", 0 0, L_0x5555691a6860;  1 drivers
v0x5555689d25c0_0 .net *"_ivl_8", 0 0, L_0x5555691a68d0;  1 drivers
S_0x5555689d10a0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x5555689e0de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a7000 .functor XOR 1, L_0x5555691a7520, L_0x5555691a76e0, C4<0>, C4<0>;
L_0x5555691a7070 .functor XOR 1, L_0x5555691a7000, L_0x5555691a78a0, C4<0>, C4<0>;
L_0x5555691a7130 .functor AND 1, L_0x5555691a7520, L_0x5555691a76e0, C4<1>, C4<1>;
L_0x5555691a7240 .functor XOR 1, L_0x5555691a7520, L_0x5555691a76e0, C4<0>, C4<0>;
L_0x5555691a72b0 .functor AND 1, L_0x5555691a78a0, L_0x5555691a7240, C4<1>, C4<1>;
L_0x5555691a73c0 .functor OR 1, L_0x5555691a7130, L_0x5555691a72b0, C4<0>, C4<0>;
v0x5555689d0920_0 .net "A", 0 0, L_0x5555691a7520;  1 drivers
v0x5555689cf310_0 .net "B", 0 0, L_0x5555691a76e0;  1 drivers
v0x5555689cf3d0_0 .net "Cin", 0 0, L_0x5555691a78a0;  1 drivers
v0x5555689ceae0_0 .net "Cout", 0 0, L_0x5555691a73c0;  alias, 1 drivers
v0x5555689ceb80_0 .net "Sum", 0 0, L_0x5555691a7070;  1 drivers
v0x5555689cccd0_0 .net *"_ivl_0", 0 0, L_0x5555691a7000;  1 drivers
v0x5555689ccdb0_0 .net *"_ivl_4", 0 0, L_0x5555691a7130;  1 drivers
v0x5555689cc4e0_0 .net *"_ivl_6", 0 0, L_0x5555691a7240;  1 drivers
v0x5555689cc5c0_0 .net *"_ivl_8", 0 0, L_0x5555691a72b0;  1 drivers
S_0x5555689cb3b0 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568a110e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555689b7190_0 .net "A", 3 0, L_0x5555691aa050;  1 drivers
v0x5555689b7290_0 .net "B", 3 0, L_0x5555691aa130;  1 drivers
v0x5555689b4f70_0 .net "Cin", 0 0, L_0x5555691aa1d0;  1 drivers
v0x5555689b5010_0 .net "Cout", 0 0, L_0x5555691a9930;  1 drivers
v0x5555689b4740_0 .net "Sum", 3 0, L_0x5555691a9fb0;  1 drivers
v0x5555689b4830_0 .net "carry", 2 0, L_0x5555691a9430;  1 drivers
L_0x5555691a81c0 .part L_0x5555691aa050, 0, 1;
L_0x5555691a82f0 .part L_0x5555691aa130, 0, 1;
L_0x5555691a8890 .part L_0x5555691aa050, 1, 1;
L_0x5555691a89c0 .part L_0x5555691aa130, 1, 1;
L_0x5555691a8af0 .part L_0x5555691a9430, 0, 1;
L_0x5555691a90a0 .part L_0x5555691aa050, 2, 1;
L_0x5555691a9210 .part L_0x5555691aa130, 2, 1;
L_0x5555691a9340 .part L_0x5555691a9430, 1, 1;
L_0x5555691a9430 .concat8 [ 1 1 1 0], L_0x5555691a8070, L_0x5555691a8740, L_0x5555691a8f50;
L_0x5555691a9a90 .part L_0x5555691aa050, 3, 1;
L_0x5555691a9c50 .part L_0x5555691aa130, 3, 1;
L_0x5555691a9e10 .part L_0x5555691a9430, 2, 1;
L_0x5555691a9fb0 .concat8 [ 1 1 1 1], L_0x5555691a7dc0, L_0x5555691a8490, L_0x5555691a8c00, L_0x5555691a95e0;
S_0x5555689c8920 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x5555689cb3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a7d50 .functor XOR 1, L_0x5555691a81c0, L_0x5555691a82f0, C4<0>, C4<0>;
L_0x5555691a7dc0 .functor XOR 1, L_0x5555691a7d50, L_0x5555691aa1d0, C4<0>, C4<0>;
L_0x5555691a7e30 .functor AND 1, L_0x5555691a81c0, L_0x5555691a82f0, C4<1>, C4<1>;
L_0x5555691a7f40 .functor XOR 1, L_0x5555691a81c0, L_0x5555691a82f0, C4<0>, C4<0>;
L_0x5555691a7fb0 .functor AND 1, L_0x5555691aa1d0, L_0x5555691a7f40, C4<1>, C4<1>;
L_0x5555691a8070 .functor OR 1, L_0x5555691a7e30, L_0x5555691a7fb0, C4<0>, C4<0>;
v0x5555689c6b10_0 .net "A", 0 0, L_0x5555691a81c0;  1 drivers
v0x5555689c6bb0_0 .net "B", 0 0, L_0x5555691a82f0;  1 drivers
v0x5555689c6320_0 .net "Cin", 0 0, L_0x5555691aa1d0;  alias, 1 drivers
v0x5555689c63f0_0 .net "Cout", 0 0, L_0x5555691a8070;  1 drivers
v0x5555689c7340_0 .net "Sum", 0 0, L_0x5555691a7dc0;  1 drivers
v0x5555689c73e0_0 .net *"_ivl_0", 0 0, L_0x5555691a7d50;  1 drivers
v0x5555689c49c0_0 .net *"_ivl_4", 0 0, L_0x5555691a7e30;  1 drivers
v0x5555689c4aa0_0 .net *"_ivl_6", 0 0, L_0x5555691a7f40;  1 drivers
v0x5555689c41d0_0 .net *"_ivl_8", 0 0, L_0x5555691a7fb0;  1 drivers
S_0x5555689c51f0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x5555689cb3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a8420 .functor XOR 1, L_0x5555691a8890, L_0x5555691a89c0, C4<0>, C4<0>;
L_0x5555691a8490 .functor XOR 1, L_0x5555691a8420, L_0x5555691a8af0, C4<0>, C4<0>;
L_0x5555691a8500 .functor AND 1, L_0x5555691a8890, L_0x5555691a89c0, C4<1>, C4<1>;
L_0x5555691a85c0 .functor XOR 1, L_0x5555691a8890, L_0x5555691a89c0, C4<0>, C4<0>;
L_0x5555691a8630 .functor AND 1, L_0x5555691a8af0, L_0x5555691a85c0, C4<1>, C4<1>;
L_0x5555691a8740 .functor OR 1, L_0x5555691a8500, L_0x5555691a8630, C4<0>, C4<0>;
v0x5555689c30f0_0 .net "A", 0 0, L_0x5555691a8890;  1 drivers
v0x5555689c2810_0 .net "B", 0 0, L_0x5555691a89c0;  1 drivers
v0x5555689c28d0_0 .net "Cin", 0 0, L_0x5555691a8af0;  1 drivers
v0x5555689c12b0_0 .net "Cout", 0 0, L_0x5555691a8740;  1 drivers
v0x5555689c1370_0 .net "Sum", 0 0, L_0x5555691a8490;  1 drivers
v0x5555689c0a80_0 .net *"_ivl_0", 0 0, L_0x5555691a8420;  1 drivers
v0x5555689c0b60_0 .net *"_ivl_4", 0 0, L_0x5555691a8500;  1 drivers
v0x5555689bec70_0 .net *"_ivl_6", 0 0, L_0x5555691a85c0;  1 drivers
v0x5555689bed50_0 .net *"_ivl_8", 0 0, L_0x5555691a8630;  1 drivers
S_0x5555689be480 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x5555689cb3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a8b90 .functor XOR 1, L_0x5555691a90a0, L_0x5555691a9210, C4<0>, C4<0>;
L_0x5555691a8c00 .functor XOR 1, L_0x5555691a8b90, L_0x5555691a9340, C4<0>, C4<0>;
L_0x5555691a8cc0 .functor AND 1, L_0x5555691a90a0, L_0x5555691a9210, C4<1>, C4<1>;
L_0x5555691a8dd0 .functor XOR 1, L_0x5555691a90a0, L_0x5555691a9210, C4<0>, C4<0>;
L_0x5555691a8e40 .functor AND 1, L_0x5555691a9340, L_0x5555691a8dd0, C4<1>, C4<1>;
L_0x5555691a8f50 .functor OR 1, L_0x5555691a8cc0, L_0x5555691a8e40, C4<0>, C4<0>;
v0x5555689bf550_0 .net "A", 0 0, L_0x5555691a90a0;  1 drivers
v0x5555689bcb20_0 .net "B", 0 0, L_0x5555691a9210;  1 drivers
v0x5555689bcbe0_0 .net "Cin", 0 0, L_0x5555691a9340;  1 drivers
v0x5555689bc330_0 .net "Cout", 0 0, L_0x5555691a8f50;  1 drivers
v0x5555689bc3d0_0 .net "Sum", 0 0, L_0x5555691a8c00;  1 drivers
v0x5555689bd350_0 .net *"_ivl_0", 0 0, L_0x5555691a8b90;  1 drivers
v0x5555689bd430_0 .net *"_ivl_4", 0 0, L_0x5555691a8cc0;  1 drivers
v0x5555689bb0f0_0 .net *"_ivl_6", 0 0, L_0x5555691a8dd0;  1 drivers
v0x5555689bb1d0_0 .net *"_ivl_8", 0 0, L_0x5555691a8e40;  1 drivers
S_0x5555689ba8c0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x5555689cb3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691a9570 .functor XOR 1, L_0x5555691a9a90, L_0x5555691a9c50, C4<0>, C4<0>;
L_0x5555691a95e0 .functor XOR 1, L_0x5555691a9570, L_0x5555691a9e10, C4<0>, C4<0>;
L_0x5555691a96a0 .functor AND 1, L_0x5555691a9a90, L_0x5555691a9c50, C4<1>, C4<1>;
L_0x5555691a97b0 .functor XOR 1, L_0x5555691a9a90, L_0x5555691a9c50, C4<0>, C4<0>;
L_0x5555691a9820 .functor AND 1, L_0x5555691a9e10, L_0x5555691a97b0, C4<1>, C4<1>;
L_0x5555691a9930 .functor OR 1, L_0x5555691a96a0, L_0x5555691a9820, C4<0>, C4<0>;
v0x5555689b8b60_0 .net "A", 0 0, L_0x5555691a9a90;  1 drivers
v0x5555689b82c0_0 .net "B", 0 0, L_0x5555691a9c50;  1 drivers
v0x5555689b8380_0 .net "Cin", 0 0, L_0x5555691a9e10;  1 drivers
v0x5555689b92e0_0 .net "Cout", 0 0, L_0x5555691a9930;  alias, 1 drivers
v0x5555689b9380_0 .net "Sum", 0 0, L_0x5555691a95e0;  1 drivers
v0x5555689b6960_0 .net *"_ivl_0", 0 0, L_0x5555691a9570;  1 drivers
v0x5555689b6a40_0 .net *"_ivl_4", 0 0, L_0x5555691a96a0;  1 drivers
v0x5555689b6170_0 .net *"_ivl_6", 0 0, L_0x5555691a97b0;  1 drivers
v0x5555689b6250_0 .net *"_ivl_8", 0 0, L_0x5555691a9820;  1 drivers
S_0x5555689b3300 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568a110e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556899fa90_0 .net "A", 3 0, L_0x5555691ac610;  1 drivers
v0x55556899fb90_0 .net "B", 3 0, L_0x5555691ac6b0;  1 drivers
v0x55556899d110_0 .net "Cin", 0 0, L_0x5555691ac7e0;  1 drivers
v0x55556899d1e0_0 .net "Cout", 0 0, L_0x5555691abef0;  1 drivers
v0x55556899c920_0 .net "Sum", 3 0, L_0x5555691ac570;  1 drivers
v0x55556899c9c0_0 .net "carry", 2 0, L_0x5555691ab9f0;  1 drivers
L_0x5555691aa780 .part L_0x5555691ac610, 0, 1;
L_0x5555691aa8b0 .part L_0x5555691ac6b0, 0, 1;
L_0x5555691aae50 .part L_0x5555691ac610, 1, 1;
L_0x5555691aaf80 .part L_0x5555691ac6b0, 1, 1;
L_0x5555691ab0b0 .part L_0x5555691ab9f0, 0, 1;
L_0x5555691ab660 .part L_0x5555691ac610, 2, 1;
L_0x5555691ab7d0 .part L_0x5555691ac6b0, 2, 1;
L_0x5555691ab900 .part L_0x5555691ab9f0, 1, 1;
L_0x5555691ab9f0 .concat8 [ 1 1 1 0], L_0x5555691aa670, L_0x5555691aad00, L_0x5555691ab510;
L_0x5555691ac050 .part L_0x5555691ac610, 3, 1;
L_0x5555691ac210 .part L_0x5555691ac6b0, 3, 1;
L_0x5555691ac3d0 .part L_0x5555691ab9f0, 2, 1;
L_0x5555691ac570 .concat8 [ 1 1 1 1], L_0x5555691aa3c0, L_0x5555691aaa50, L_0x5555691ab1c0, L_0x5555691abba0;
S_0x5555689b1690 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x5555689b3300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691aa350 .functor XOR 1, L_0x5555691aa780, L_0x5555691aa8b0, C4<0>, C4<0>;
L_0x5555691aa3c0 .functor XOR 1, L_0x5555691aa350, L_0x5555691ac7e0, C4<0>, C4<0>;
L_0x5555691aa430 .functor AND 1, L_0x5555691aa780, L_0x5555691aa8b0, C4<1>, C4<1>;
L_0x5555691aa540 .functor XOR 1, L_0x5555691aa780, L_0x5555691aa8b0, C4<0>, C4<0>;
L_0x5555691aa5b0 .functor AND 1, L_0x5555691ac7e0, L_0x5555691aa540, C4<1>, C4<1>;
L_0x5555691aa670 .functor OR 1, L_0x5555691aa430, L_0x5555691aa5b0, C4<0>, C4<0>;
v0x5555689b0e60_0 .net "A", 0 0, L_0x5555691aa780;  1 drivers
v0x5555689b0f20_0 .net "B", 0 0, L_0x5555691aa8b0;  1 drivers
v0x5555689af900_0 .net "Cin", 0 0, L_0x5555691ac7e0;  alias, 1 drivers
v0x5555689af9a0_0 .net "Cout", 0 0, L_0x5555691aa670;  1 drivers
v0x5555689af0d0_0 .net "Sum", 0 0, L_0x5555691aa3c0;  1 drivers
v0x5555689af190_0 .net *"_ivl_0", 0 0, L_0x5555691aa350;  1 drivers
v0x5555689ad2c0_0 .net *"_ivl_4", 0 0, L_0x5555691aa430;  1 drivers
v0x5555689ad3a0_0 .net *"_ivl_6", 0 0, L_0x5555691aa540;  1 drivers
v0x5555689acad0_0 .net *"_ivl_8", 0 0, L_0x5555691aa5b0;  1 drivers
S_0x5555689adaf0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x5555689b3300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691aa9e0 .functor XOR 1, L_0x5555691aae50, L_0x5555691aaf80, C4<0>, C4<0>;
L_0x5555691aaa50 .functor XOR 1, L_0x5555691aa9e0, L_0x5555691ab0b0, C4<0>, C4<0>;
L_0x5555691aaac0 .functor AND 1, L_0x5555691aae50, L_0x5555691aaf80, C4<1>, C4<1>;
L_0x5555691aab80 .functor XOR 1, L_0x5555691aae50, L_0x5555691aaf80, C4<0>, C4<0>;
L_0x5555691aabf0 .functor AND 1, L_0x5555691ab0b0, L_0x5555691aab80, C4<1>, C4<1>;
L_0x5555691aad00 .functor OR 1, L_0x5555691aaac0, L_0x5555691aabf0, C4<0>, C4<0>;
v0x5555689ab220_0 .net "A", 0 0, L_0x5555691aae50;  1 drivers
v0x5555689aa980_0 .net "B", 0 0, L_0x5555691aaf80;  1 drivers
v0x5555689aaa40_0 .net "Cin", 0 0, L_0x5555691ab0b0;  1 drivers
v0x5555689ab9a0_0 .net "Cout", 0 0, L_0x5555691aad00;  1 drivers
v0x5555689aba60_0 .net "Sum", 0 0, L_0x5555691aaa50;  1 drivers
v0x5555689a9740_0 .net *"_ivl_0", 0 0, L_0x5555691aa9e0;  1 drivers
v0x5555689a9820_0 .net *"_ivl_4", 0 0, L_0x5555691aaac0;  1 drivers
v0x5555689a8f10_0 .net *"_ivl_6", 0 0, L_0x5555691aab80;  1 drivers
v0x5555689a8ff0_0 .net *"_ivl_8", 0 0, L_0x5555691aabf0;  1 drivers
S_0x5555689a7100 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x5555689b3300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691ab150 .functor XOR 1, L_0x5555691ab660, L_0x5555691ab7d0, C4<0>, C4<0>;
L_0x5555691ab1c0 .functor XOR 1, L_0x5555691ab150, L_0x5555691ab900, C4<0>, C4<0>;
L_0x5555691ab280 .functor AND 1, L_0x5555691ab660, L_0x5555691ab7d0, C4<1>, C4<1>;
L_0x5555691ab390 .functor XOR 1, L_0x5555691ab660, L_0x5555691ab7d0, C4<0>, C4<0>;
L_0x5555691ab400 .functor AND 1, L_0x5555691ab900, L_0x5555691ab390, C4<1>, C4<1>;
L_0x5555691ab510 .functor OR 1, L_0x5555691ab280, L_0x5555691ab400, C4<0>, C4<0>;
v0x5555689a69c0_0 .net "A", 0 0, L_0x5555691ab660;  1 drivers
v0x5555689a7930_0 .net "B", 0 0, L_0x5555691ab7d0;  1 drivers
v0x5555689a79f0_0 .net "Cin", 0 0, L_0x5555691ab900;  1 drivers
v0x5555689a4fb0_0 .net "Cout", 0 0, L_0x5555691ab510;  1 drivers
v0x5555689a5070_0 .net "Sum", 0 0, L_0x5555691ab1c0;  1 drivers
v0x5555689a47c0_0 .net *"_ivl_0", 0 0, L_0x5555691ab150;  1 drivers
v0x5555689a48a0_0 .net *"_ivl_4", 0 0, L_0x5555691ab280;  1 drivers
v0x5555689a57e0_0 .net *"_ivl_6", 0 0, L_0x5555691ab390;  1 drivers
v0x5555689a58c0_0 .net *"_ivl_8", 0 0, L_0x5555691ab400;  1 drivers
S_0x5555689a3630 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x5555689b3300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691abb30 .functor XOR 1, L_0x5555691ac050, L_0x5555691ac210, C4<0>, C4<0>;
L_0x5555691abba0 .functor XOR 1, L_0x5555691abb30, L_0x5555691ac3d0, C4<0>, C4<0>;
L_0x5555691abc60 .functor AND 1, L_0x5555691ac050, L_0x5555691ac210, C4<1>, C4<1>;
L_0x5555691abd70 .functor XOR 1, L_0x5555691ac050, L_0x5555691ac210, C4<0>, C4<0>;
L_0x5555691abde0 .functor AND 1, L_0x5555691ac3d0, L_0x5555691abd70, C4<1>, C4<1>;
L_0x5555691abef0 .functor OR 1, L_0x5555691abc60, L_0x5555691abde0, C4<0>, C4<0>;
v0x5555689a2eb0_0 .net "A", 0 0, L_0x5555691ac050;  1 drivers
v0x5555689a18a0_0 .net "B", 0 0, L_0x5555691ac210;  1 drivers
v0x5555689a1960_0 .net "Cin", 0 0, L_0x5555691ac3d0;  1 drivers
v0x5555689a1070_0 .net "Cout", 0 0, L_0x5555691abef0;  alias, 1 drivers
v0x5555689a1130_0 .net "Sum", 0 0, L_0x5555691abba0;  1 drivers
v0x55556899f260_0 .net *"_ivl_0", 0 0, L_0x5555691abb30;  1 drivers
v0x55556899f340_0 .net *"_ivl_4", 0 0, L_0x5555691abc60;  1 drivers
v0x55556899ea70_0 .net *"_ivl_6", 0 0, L_0x5555691abd70;  1 drivers
v0x55556899eb50_0 .net *"_ivl_8", 0 0, L_0x5555691abde0;  1 drivers
S_0x55556899d940 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568a110e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568987210_0 .net "A", 3 0, L_0x5555691aeb40;  1 drivers
v0x555568987310_0 .net "B", 3 0, L_0x5555691aec50;  1 drivers
v0x555568986a20_0 .net "Cin", 0 0, L_0x5555691aecf0;  1 drivers
v0x555568986af0_0 .net "Cout", 0 0, L_0x5555691ae3c0;  1 drivers
v0x555568987a40_0 .net "Sum", 3 0, L_0x5555691aeaa0;  1 drivers
v0x555568987ae0_0 .net "carry", 2 0, L_0x5555691adec0;  1 drivers
L_0x5555691acc50 .part L_0x5555691aeb40, 0, 1;
L_0x5555691acd80 .part L_0x5555691aec50, 0, 1;
L_0x5555691ad320 .part L_0x5555691aeb40, 1, 1;
L_0x5555691ad450 .part L_0x5555691aec50, 1, 1;
L_0x5555691ad580 .part L_0x5555691adec0, 0, 1;
L_0x5555691adb30 .part L_0x5555691aeb40, 2, 1;
L_0x5555691adca0 .part L_0x5555691aec50, 2, 1;
L_0x5555691addd0 .part L_0x5555691adec0, 1, 1;
L_0x5555691adec0 .concat8 [ 1 1 1 0], L_0x5555691acb40, L_0x5555691ad1d0, L_0x5555691ad9e0;
L_0x5555691ae520 .part L_0x5555691aeb40, 3, 1;
L_0x5555691ae740 .part L_0x5555691aec50, 3, 1;
L_0x5555691ae900 .part L_0x5555691adec0, 2, 1;
L_0x5555691aeaa0 .concat8 [ 1 1 1 1], L_0x5555691ac980, L_0x5555691acf20, L_0x5555691ad690, L_0x5555691ae070;
S_0x55556899aeb0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55556899d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691ac910 .functor XOR 1, L_0x5555691acc50, L_0x5555691acd80, C4<0>, C4<0>;
L_0x5555691ac980 .functor XOR 1, L_0x5555691ac910, L_0x5555691aecf0, C4<0>, C4<0>;
L_0x5555691ac9f0 .functor AND 1, L_0x5555691acc50, L_0x5555691acd80, C4<1>, C4<1>;
L_0x5555691aca60 .functor XOR 1, L_0x5555691acc50, L_0x5555691acd80, C4<0>, C4<0>;
L_0x5555691acad0 .functor AND 1, L_0x5555691aecf0, L_0x5555691aca60, C4<1>, C4<1>;
L_0x5555691acb40 .functor OR 1, L_0x5555691ac9f0, L_0x5555691acad0, C4<0>, C4<0>;
v0x5555689990a0_0 .net "A", 0 0, L_0x5555691acc50;  1 drivers
v0x555568999140_0 .net "B", 0 0, L_0x5555691acd80;  1 drivers
v0x5555689988b0_0 .net "Cin", 0 0, L_0x5555691aecf0;  alias, 1 drivers
v0x555568998980_0 .net "Cout", 0 0, L_0x5555691acb40;  1 drivers
v0x5555689998d0_0 .net "Sum", 0 0, L_0x5555691ac980;  1 drivers
v0x555568999970_0 .net *"_ivl_0", 0 0, L_0x5555691ac910;  1 drivers
v0x555568996f50_0 .net *"_ivl_4", 0 0, L_0x5555691ac9f0;  1 drivers
v0x555568997030_0 .net *"_ivl_6", 0 0, L_0x5555691aca60;  1 drivers
v0x555568996760_0 .net *"_ivl_8", 0 0, L_0x5555691acad0;  1 drivers
S_0x555568997780 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55556899d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691aceb0 .functor XOR 1, L_0x5555691ad320, L_0x5555691ad450, C4<0>, C4<0>;
L_0x5555691acf20 .functor XOR 1, L_0x5555691aceb0, L_0x5555691ad580, C4<0>, C4<0>;
L_0x5555691acf90 .functor AND 1, L_0x5555691ad320, L_0x5555691ad450, C4<1>, C4<1>;
L_0x5555691ad050 .functor XOR 1, L_0x5555691ad320, L_0x5555691ad450, C4<0>, C4<0>;
L_0x5555691ad0c0 .functor AND 1, L_0x5555691ad580, L_0x5555691ad050, C4<1>, C4<1>;
L_0x5555691ad1d0 .functor OR 1, L_0x5555691acf90, L_0x5555691ad0c0, C4<0>, C4<0>;
v0x555568995610_0 .net "A", 0 0, L_0x5555691ad320;  1 drivers
v0x555568994d30_0 .net "B", 0 0, L_0x5555691ad450;  1 drivers
v0x555568994df0_0 .net "Cin", 0 0, L_0x5555691ad580;  1 drivers
v0x5555689938f0_0 .net "Cout", 0 0, L_0x5555691ad1d0;  1 drivers
v0x5555689939b0_0 .net "Sum", 0 0, L_0x5555691acf20;  1 drivers
v0x5555689930c0_0 .net *"_ivl_0", 0 0, L_0x5555691aceb0;  1 drivers
v0x5555689931a0_0 .net *"_ivl_4", 0 0, L_0x5555691acf90;  1 drivers
v0x555568991b60_0 .net *"_ivl_6", 0 0, L_0x5555691ad050;  1 drivers
v0x555568991c40_0 .net *"_ivl_8", 0 0, L_0x5555691ad0c0;  1 drivers
S_0x555568991330 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55556899d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691ad620 .functor XOR 1, L_0x5555691adb30, L_0x5555691adca0, C4<0>, C4<0>;
L_0x5555691ad690 .functor XOR 1, L_0x5555691ad620, L_0x5555691addd0, C4<0>, C4<0>;
L_0x5555691ad750 .functor AND 1, L_0x5555691adb30, L_0x5555691adca0, C4<1>, C4<1>;
L_0x5555691ad860 .functor XOR 1, L_0x5555691adb30, L_0x5555691adca0, C4<0>, C4<0>;
L_0x5555691ad8d0 .functor AND 1, L_0x5555691addd0, L_0x5555691ad860, C4<1>, C4<1>;
L_0x5555691ad9e0 .functor OR 1, L_0x5555691ad750, L_0x5555691ad8d0, C4<0>, C4<0>;
v0x55556898f5d0_0 .net "A", 0 0, L_0x5555691adb30;  1 drivers
v0x55556898ed30_0 .net "B", 0 0, L_0x5555691adca0;  1 drivers
v0x55556898edd0_0 .net "Cin", 0 0, L_0x5555691addd0;  1 drivers
v0x55556898fd50_0 .net "Cout", 0 0, L_0x5555691ad9e0;  1 drivers
v0x55556898fe10_0 .net "Sum", 0 0, L_0x5555691ad690;  1 drivers
v0x55556898d3d0_0 .net *"_ivl_0", 0 0, L_0x5555691ad620;  1 drivers
v0x55556898d490_0 .net *"_ivl_4", 0 0, L_0x5555691ad750;  1 drivers
v0x55556898cbe0_0 .net *"_ivl_6", 0 0, L_0x5555691ad860;  1 drivers
v0x55556898ccc0_0 .net *"_ivl_8", 0 0, L_0x5555691ad8d0;  1 drivers
S_0x55556898dc00 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55556899d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691ae000 .functor XOR 1, L_0x5555691ae520, L_0x5555691ae740, C4<0>, C4<0>;
L_0x5555691ae070 .functor XOR 1, L_0x5555691ae000, L_0x5555691ae900, C4<0>, C4<0>;
L_0x5555691ae130 .functor AND 1, L_0x5555691ae520, L_0x5555691ae740, C4<1>, C4<1>;
L_0x5555691ae240 .functor XOR 1, L_0x5555691ae520, L_0x5555691ae740, C4<0>, C4<0>;
L_0x5555691ae2b0 .functor AND 1, L_0x5555691ae900, L_0x5555691ae240, C4<1>, C4<1>;
L_0x5555691ae3c0 .functor OR 1, L_0x5555691ae130, L_0x5555691ae2b0, C4<0>, C4<0>;
v0x55556898ba50_0 .net "A", 0 0, L_0x5555691ae520;  1 drivers
v0x55556898b170_0 .net "B", 0 0, L_0x5555691ae740;  1 drivers
v0x55556898b230_0 .net "Cin", 0 0, L_0x5555691ae900;  1 drivers
v0x555568989360_0 .net "Cout", 0 0, L_0x5555691ae3c0;  alias, 1 drivers
v0x555568989420_0 .net "Sum", 0 0, L_0x5555691ae070;  1 drivers
v0x555568988b70_0 .net *"_ivl_0", 0 0, L_0x5555691ae000;  1 drivers
v0x555568988c50_0 .net *"_ivl_4", 0 0, L_0x5555691ae130;  1 drivers
v0x555568989b90_0 .net *"_ivl_6", 0 0, L_0x5555691ae240;  1 drivers
v0x555568989c70_0 .net *"_ivl_8", 0 0, L_0x5555691ae2b0;  1 drivers
S_0x555568985890 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568a110e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568b3e3e0_0 .net "A", 3 0, L_0x5555691b10e0;  1 drivers
v0x555568b3e4e0_0 .net "B", 3 0, L_0x5555691b1180;  1 drivers
v0x555568b3a9d0_0 .net "Cin", 0 0, L_0x5555691b12b0;  1 drivers
v0x555568b3aa70_0 .net "Cout", 0 0, L_0x5555691b09c0;  1 drivers
v0x555568b3ba00_0 .net "Sum", 3 0, L_0x5555691b1040;  1 drivers
v0x555568b3baa0_0 .net "carry", 2 0, L_0x5555691b04c0;  1 drivers
L_0x5555691af250 .part L_0x5555691b10e0, 0, 1;
L_0x5555691af380 .part L_0x5555691b1180, 0, 1;
L_0x5555691af920 .part L_0x5555691b10e0, 1, 1;
L_0x5555691afa50 .part L_0x5555691b1180, 1, 1;
L_0x5555691afb80 .part L_0x5555691b04c0, 0, 1;
L_0x5555691b0130 .part L_0x5555691b10e0, 2, 1;
L_0x5555691b02a0 .part L_0x5555691b1180, 2, 1;
L_0x5555691b03d0 .part L_0x5555691b04c0, 1, 1;
L_0x5555691b04c0 .concat8 [ 1 1 1 0], L_0x5555691af140, L_0x5555691af7d0, L_0x5555691affe0;
L_0x5555691b0b20 .part L_0x5555691b10e0, 3, 1;
L_0x5555691b0ce0 .part L_0x5555691b1180, 3, 1;
L_0x5555691b0ea0 .part L_0x5555691b04c0, 2, 1;
L_0x5555691b1040 .concat8 [ 1 1 1 1], L_0x5555691aef30, L_0x5555691af520, L_0x5555691afc90, L_0x5555691b0670;
S_0x555568983b00 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568985890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691aebe0 .functor XOR 1, L_0x5555691af250, L_0x5555691af380, C4<0>, C4<0>;
L_0x5555691aef30 .functor XOR 1, L_0x5555691aebe0, L_0x5555691b12b0, C4<0>, C4<0>;
L_0x5555691aefa0 .functor AND 1, L_0x5555691af250, L_0x5555691af380, C4<1>, C4<1>;
L_0x5555691af010 .functor XOR 1, L_0x5555691af250, L_0x5555691af380, C4<0>, C4<0>;
L_0x5555691af080 .functor AND 1, L_0x5555691b12b0, L_0x5555691af010, C4<1>, C4<1>;
L_0x5555691af140 .functor OR 1, L_0x5555691aefa0, L_0x5555691af080, C4<0>, C4<0>;
v0x555568983380_0 .net "A", 0 0, L_0x5555691af250;  1 drivers
v0x5555689814c0_0 .net "B", 0 0, L_0x5555691af380;  1 drivers
v0x555568981580_0 .net "Cin", 0 0, L_0x5555691b12b0;  alias, 1 drivers
v0x555568980cd0_0 .net "Cout", 0 0, L_0x5555691af140;  1 drivers
v0x555568980d70_0 .net "Sum", 0 0, L_0x5555691aef30;  1 drivers
v0x555568981cf0_0 .net *"_ivl_0", 0 0, L_0x5555691aebe0;  1 drivers
v0x555568981dd0_0 .net *"_ivl_4", 0 0, L_0x5555691aefa0;  1 drivers
v0x55556897f370_0 .net *"_ivl_6", 0 0, L_0x5555691af010;  1 drivers
v0x55556897f450_0 .net *"_ivl_8", 0 0, L_0x5555691af080;  1 drivers
S_0x55556897eba0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568985890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691af4b0 .functor XOR 1, L_0x5555691af920, L_0x5555691afa50, C4<0>, C4<0>;
L_0x5555691af520 .functor XOR 1, L_0x5555691af4b0, L_0x5555691afb80, C4<0>, C4<0>;
L_0x5555691af590 .functor AND 1, L_0x5555691af920, L_0x5555691afa50, C4<1>, C4<1>;
L_0x5555691af650 .functor XOR 1, L_0x5555691af920, L_0x5555691afa50, C4<0>, C4<0>;
L_0x5555691af6c0 .functor AND 1, L_0x5555691afb80, L_0x5555691af650, C4<1>, C4<1>;
L_0x5555691af7d0 .functor OR 1, L_0x5555691af590, L_0x5555691af6c0, C4<0>, C4<0>;
v0x55556897d940_0 .net "A", 0 0, L_0x5555691af920;  1 drivers
v0x55556897da00_0 .net "B", 0 0, L_0x5555691afa50;  1 drivers
v0x55556897d110_0 .net "Cin", 0 0, L_0x5555691afb80;  1 drivers
v0x55556897d1b0_0 .net "Cout", 0 0, L_0x5555691af7d0;  1 drivers
v0x55556897b300_0 .net "Sum", 0 0, L_0x5555691af520;  1 drivers
v0x55556897b3c0_0 .net *"_ivl_0", 0 0, L_0x5555691af4b0;  1 drivers
v0x55556897ab10_0 .net *"_ivl_4", 0 0, L_0x5555691af590;  1 drivers
v0x55556897abf0_0 .net *"_ivl_6", 0 0, L_0x5555691af650;  1 drivers
v0x55556897bb30_0 .net *"_ivl_8", 0 0, L_0x5555691af6c0;  1 drivers
S_0x555568979000 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568985890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691afc20 .functor XOR 1, L_0x5555691b0130, L_0x5555691b02a0, C4<0>, C4<0>;
L_0x5555691afc90 .functor XOR 1, L_0x5555691afc20, L_0x5555691b03d0, C4<0>, C4<0>;
L_0x5555691afd50 .functor AND 1, L_0x5555691b0130, L_0x5555691b02a0, C4<1>, C4<1>;
L_0x5555691afe60 .functor XOR 1, L_0x5555691b0130, L_0x5555691b02a0, C4<0>, C4<0>;
L_0x5555691afed0 .functor AND 1, L_0x5555691b03d0, L_0x5555691afe60, C4<1>, C4<1>;
L_0x5555691affe0 .functor OR 1, L_0x5555691afd50, L_0x5555691afed0, C4<0>, C4<0>;
v0x555568978960_0 .net "A", 0 0, L_0x5555691b0130;  1 drivers
v0x555568979830_0 .net "B", 0 0, L_0x5555691b02a0;  1 drivers
v0x5555689798f0_0 .net "Cin", 0 0, L_0x5555691b03d0;  1 drivers
v0x555568c11500_0 .net "Cout", 0 0, L_0x5555691affe0;  1 drivers
v0x555568c115a0_0 .net "Sum", 0 0, L_0x5555691afc90;  1 drivers
v0x555568bf8380_0 .net *"_ivl_0", 0 0, L_0x5555691afc20;  1 drivers
v0x555568bf8460_0 .net *"_ivl_4", 0 0, L_0x5555691afd50;  1 drivers
v0x555568bf7fa0_0 .net *"_ivl_6", 0 0, L_0x5555691afe60;  1 drivers
v0x555568bf8080_0 .net *"_ivl_8", 0 0, L_0x5555691afed0;  1 drivers
S_0x555568b9c600 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568985890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691b0600 .functor XOR 1, L_0x5555691b0b20, L_0x5555691b0ce0, C4<0>, C4<0>;
L_0x5555691b0670 .functor XOR 1, L_0x5555691b0600, L_0x5555691b0ea0, C4<0>, C4<0>;
L_0x5555691b0730 .functor AND 1, L_0x5555691b0b20, L_0x5555691b0ce0, C4<1>, C4<1>;
L_0x5555691b0840 .functor XOR 1, L_0x5555691b0b20, L_0x5555691b0ce0, C4<0>, C4<0>;
L_0x5555691b08b0 .functor AND 1, L_0x5555691b0ea0, L_0x5555691b0840, C4<1>, C4<1>;
L_0x5555691b09c0 .functor OR 1, L_0x5555691b0730, L_0x5555691b08b0, C4<0>, C4<0>;
v0x555568b9ba70_0 .net "A", 0 0, L_0x5555691b0b20;  1 drivers
v0x555568af0900_0 .net "B", 0 0, L_0x5555691b0ce0;  1 drivers
v0x555568af09c0_0 .net "Cin", 0 0, L_0x5555691b0ea0;  1 drivers
v0x555568b37500_0 .net "Cout", 0 0, L_0x5555691b09c0;  alias, 1 drivers
v0x555568b375c0_0 .net "Sum", 0 0, L_0x5555691b0670;  1 drivers
v0x555568b3cf00_0 .net *"_ivl_0", 0 0, L_0x5555691b0600;  1 drivers
v0x555568b3cfe0_0 .net *"_ivl_4", 0 0, L_0x5555691b0730;  1 drivers
v0x555568b3a340_0 .net *"_ivl_6", 0 0, L_0x5555691b0840;  1 drivers
v0x555568b3a420_0 .net *"_ivl_8", 0 0, L_0x5555691b08b0;  1 drivers
S_0x555568b37eb0 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568a110e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568b16150_0 .net "A", 3 0, L_0x5555691b3690;  1 drivers
v0x555568b16250_0 .net "B", 3 0, L_0x5555691b37d0;  1 drivers
v0x555568b17180_0 .net "Cin", 0 0, L_0x5555691b3870;  1 drivers
v0x555568b17280_0 .net "Cout", 0 0, L_0x5555691b2f70;  1 drivers
v0x555568b13900_0 .net "Sum", 3 0, L_0x5555691b35f0;  1 drivers
v0x555568b139a0_0 .net "carry", 2 0, L_0x5555691b2a70;  1 drivers
L_0x5555691b1800 .part L_0x5555691b3690, 0, 1;
L_0x5555691b1930 .part L_0x5555691b37d0, 0, 1;
L_0x5555691b1ed0 .part L_0x5555691b3690, 1, 1;
L_0x5555691b2000 .part L_0x5555691b37d0, 1, 1;
L_0x5555691b2130 .part L_0x5555691b2a70, 0, 1;
L_0x5555691b26e0 .part L_0x5555691b3690, 2, 1;
L_0x5555691b2850 .part L_0x5555691b37d0, 2, 1;
L_0x5555691b2980 .part L_0x5555691b2a70, 1, 1;
L_0x5555691b2a70 .concat8 [ 1 1 1 0], L_0x5555691b16b0, L_0x5555691b1d80, L_0x5555691b2590;
L_0x5555691b30d0 .part L_0x5555691b3690, 3, 1;
L_0x5555691b3290 .part L_0x5555691b37d0, 3, 1;
L_0x5555691b3450 .part L_0x5555691b2a70, 2, 1;
L_0x5555691b35f0 .concat8 [ 1 1 1 1], L_0x5555691b1450, L_0x5555691b1ad0, L_0x5555691b2240, L_0x5555691b2c20;
S_0x555568b35b20 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568b37eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691b13e0 .functor XOR 1, L_0x5555691b1800, L_0x5555691b1930, C4<0>, C4<0>;
L_0x5555691b1450 .functor XOR 1, L_0x5555691b13e0, L_0x5555691b3870, C4<0>, C4<0>;
L_0x5555691b14c0 .functor AND 1, L_0x5555691b1800, L_0x5555691b1930, C4<1>, C4<1>;
L_0x5555691b1580 .functor XOR 1, L_0x5555691b1800, L_0x5555691b1930, C4<0>, C4<0>;
L_0x5555691b15f0 .functor AND 1, L_0x5555691b3870, L_0x5555691b1580, C4<1>, C4<1>;
L_0x5555691b16b0 .functor OR 1, L_0x5555691b14c0, L_0x5555691b15f0, C4<0>, C4<0>;
v0x555568b36980_0 .net "A", 0 0, L_0x5555691b1800;  1 drivers
v0x555568b31ec0_0 .net "B", 0 0, L_0x5555691b1930;  1 drivers
v0x555568b31f80_0 .net "Cin", 0 0, L_0x5555691b3870;  alias, 1 drivers
v0x555568b2f300_0 .net "Cout", 0 0, L_0x5555691b16b0;  1 drivers
v0x555568b2f3c0_0 .net "Sum", 0 0, L_0x5555691b1450;  1 drivers
v0x555568b324b0_0 .net *"_ivl_0", 0 0, L_0x5555691b13e0;  1 drivers
v0x555568b32590_0 .net *"_ivl_4", 0 0, L_0x5555691b14c0;  1 drivers
v0x555568b333a0_0 .net *"_ivl_6", 0 0, L_0x5555691b1580;  1 drivers
v0x555568b33480_0 .net *"_ivl_8", 0 0, L_0x5555691b15f0;  1 drivers
S_0x555568b309c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568b37eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691b1a60 .functor XOR 1, L_0x5555691b1ed0, L_0x5555691b2000, C4<0>, C4<0>;
L_0x5555691b1ad0 .functor XOR 1, L_0x5555691b1a60, L_0x5555691b2130, C4<0>, C4<0>;
L_0x5555691b1b40 .functor AND 1, L_0x5555691b1ed0, L_0x5555691b2000, C4<1>, C4<1>;
L_0x5555691b1c00 .functor XOR 1, L_0x5555691b1ed0, L_0x5555691b2000, C4<0>, C4<0>;
L_0x5555691b1c70 .functor AND 1, L_0x5555691b2130, L_0x5555691b1c00, C4<1>, C4<1>;
L_0x5555691b1d80 .functor OR 1, L_0x5555691b1b40, L_0x5555691b1c70, C4<0>, C4<0>;
v0x555568b2ce80_0 .net "A", 0 0, L_0x5555691b1ed0;  1 drivers
v0x555568b2de00_0 .net "B", 0 0, L_0x5555691b2000;  1 drivers
v0x555568b2dec0_0 .net "Cin", 0 0, L_0x5555691b2130;  1 drivers
v0x555568b2a580_0 .net "Cout", 0 0, L_0x5555691b1d80;  1 drivers
v0x555568b2a640_0 .net "Sum", 0 0, L_0x5555691b1ad0;  1 drivers
v0x555568b2b5b0_0 .net *"_ivl_0", 0 0, L_0x5555691b1a60;  1 drivers
v0x555568b2b690_0 .net *"_ivl_4", 0 0, L_0x5555691b1b40;  1 drivers
v0x555568b26880_0 .net *"_ivl_6", 0 0, L_0x5555691b1c00;  1 drivers
v0x555568b26960_0 .net *"_ivl_8", 0 0, L_0x5555691b1c70;  1 drivers
S_0x555568b26e70 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568b37eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691b21d0 .functor XOR 1, L_0x5555691b26e0, L_0x5555691b2850, C4<0>, C4<0>;
L_0x5555691b2240 .functor XOR 1, L_0x5555691b21d0, L_0x5555691b2980, C4<0>, C4<0>;
L_0x5555691b2300 .functor AND 1, L_0x5555691b26e0, L_0x5555691b2850, C4<1>, C4<1>;
L_0x5555691b2410 .functor XOR 1, L_0x5555691b26e0, L_0x5555691b2850, C4<0>, C4<0>;
L_0x5555691b2480 .functor AND 1, L_0x5555691b2980, L_0x5555691b2410, C4<1>, C4<1>;
L_0x5555691b2590 .functor OR 1, L_0x5555691b2300, L_0x5555691b2480, C4<0>, C4<0>;
v0x555568b27e10_0 .net "A", 0 0, L_0x5555691b26e0;  1 drivers
v0x555568b24350_0 .net "B", 0 0, L_0x5555691b2850;  1 drivers
v0x555568b24410_0 .net "Cin", 0 0, L_0x5555691b2980;  1 drivers
v0x555568b25380_0 .net "Cout", 0 0, L_0x5555691b2590;  1 drivers
v0x555568b25440_0 .net "Sum", 0 0, L_0x5555691b2240;  1 drivers
v0x555568b21790_0 .net *"_ivl_0", 0 0, L_0x5555691b21d0;  1 drivers
v0x555568b21870_0 .net *"_ivl_4", 0 0, L_0x5555691b2300;  1 drivers
v0x555568b227c0_0 .net *"_ivl_6", 0 0, L_0x5555691b2410;  1 drivers
v0x555568b228a0_0 .net *"_ivl_8", 0 0, L_0x5555691b2480;  1 drivers
S_0x555568b1ff70 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568b37eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691b2bb0 .functor XOR 1, L_0x5555691b30d0, L_0x5555691b3290, C4<0>, C4<0>;
L_0x5555691b2c20 .functor XOR 1, L_0x5555691b2bb0, L_0x5555691b3450, C4<0>, C4<0>;
L_0x5555691b2ce0 .functor AND 1, L_0x5555691b30d0, L_0x5555691b3290, C4<1>, C4<1>;
L_0x5555691b2df0 .functor XOR 1, L_0x5555691b30d0, L_0x5555691b3290, C4<0>, C4<0>;
L_0x5555691b2e60 .functor AND 1, L_0x5555691b3450, L_0x5555691b2df0, C4<1>, C4<1>;
L_0x5555691b2f70 .functor OR 1, L_0x5555691b2ce0, L_0x5555691b2e60, C4<0>, C4<0>;
v0x555568b1b2f0_0 .net "A", 0 0, L_0x5555691b30d0;  1 drivers
v0x555568b18680_0 .net "B", 0 0, L_0x5555691b3290;  1 drivers
v0x555568b18740_0 .net "Cin", 0 0, L_0x5555691b3450;  1 drivers
v0x555568b1b830_0 .net "Cout", 0 0, L_0x5555691b2f70;  alias, 1 drivers
v0x555568b1b8f0_0 .net "Sum", 0 0, L_0x5555691b2c20;  1 drivers
v0x555568b1c720_0 .net *"_ivl_0", 0 0, L_0x5555691b2bb0;  1 drivers
v0x555568b1c800_0 .net *"_ivl_4", 0 0, L_0x5555691b2ce0;  1 drivers
v0x555568b18d10_0 .net *"_ivl_6", 0 0, L_0x5555691b2df0;  1 drivers
v0x555568b18df0_0 .net *"_ivl_8", 0 0, L_0x5555691b2e60;  1 drivers
S_0x555568b14930 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568a110e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568af1640_0 .net "A", 3 0, L_0x5555691b5cb0;  1 drivers
v0x555568af1740_0 .net "B", 3 0, L_0x5555691b3910;  1 drivers
v0x555568af2670_0 .net "Cin", 0 0, L_0x5555691b5f20;  1 drivers
v0x555568af2710_0 .net "Cout", 0 0, L_0x5555691b55a0;  alias, 1 drivers
v0x555568aedc20_0 .net "Sum", 3 0, L_0x5555691b5c10;  1 drivers
v0x555568aedcc0_0 .net "carry", 2 0, L_0x5555691b50a0;  1 drivers
L_0x5555691b3e30 .part L_0x5555691b5cb0, 0, 1;
L_0x5555691b3f60 .part L_0x5555691b3910, 0, 1;
L_0x5555691b4500 .part L_0x5555691b5cb0, 1, 1;
L_0x5555691b4630 .part L_0x5555691b3910, 1, 1;
L_0x5555691b4760 .part L_0x5555691b50a0, 0, 1;
L_0x5555691b4d10 .part L_0x5555691b5cb0, 2, 1;
L_0x5555691b4e80 .part L_0x5555691b3910, 2, 1;
L_0x5555691b4fb0 .part L_0x5555691b50a0, 1, 1;
L_0x5555691b50a0 .concat8 [ 1 1 1 0], L_0x5555691b3ce0, L_0x5555691b43b0, L_0x5555691b4bc0;
L_0x5555691b56f0 .part L_0x5555691b5cb0, 3, 1;
L_0x5555691b58b0 .part L_0x5555691b3910, 3, 1;
L_0x5555691b5a70 .part L_0x5555691b50a0, 2, 1;
L_0x5555691b5c10 .concat8 [ 1 1 1 1], L_0x5555691b3a30, L_0x5555691b4100, L_0x5555691b4870, L_0x5555691b5250;
S_0x555568b0d040 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568b14930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691b39c0 .functor XOR 1, L_0x5555691b3e30, L_0x5555691b3f60, C4<0>, C4<0>;
L_0x5555691b3a30 .functor XOR 1, L_0x5555691b39c0, L_0x5555691b5f20, C4<0>, C4<0>;
L_0x5555691b3aa0 .functor AND 1, L_0x5555691b3e30, L_0x5555691b3f60, C4<1>, C4<1>;
L_0x5555691b3bb0 .functor XOR 1, L_0x5555691b3e30, L_0x5555691b3f60, C4<0>, C4<0>;
L_0x5555691b3c20 .functor AND 1, L_0x5555691b5f20, L_0x5555691b3bb0, C4<1>, C4<1>;
L_0x5555691b3ce0 .functor OR 1, L_0x5555691b3aa0, L_0x5555691b3c20, C4<0>, C4<0>;
v0x555568b101f0_0 .net "A", 0 0, L_0x5555691b3e30;  1 drivers
v0x555568b10290_0 .net "B", 0 0, L_0x5555691b3f60;  1 drivers
v0x555568b110e0_0 .net "Cin", 0 0, L_0x5555691b5f20;  alias, 1 drivers
v0x555568b111b0_0 .net "Cout", 0 0, L_0x5555691b3ce0;  1 drivers
v0x555568b0d6d0_0 .net "Sum", 0 0, L_0x5555691b3a30;  1 drivers
v0x555568b0d770_0 .net *"_ivl_0", 0 0, L_0x5555691b39c0;  1 drivers
v0x555568b0e700_0 .net *"_ivl_4", 0 0, L_0x5555691b3aa0;  1 drivers
v0x555568b0e7e0_0 .net *"_ivl_6", 0 0, L_0x5555691b3bb0;  1 drivers
v0x555568b0ab10_0 .net *"_ivl_8", 0 0, L_0x5555691b3c20;  1 drivers
S_0x555568b082c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568b14930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691b4090 .functor XOR 1, L_0x5555691b4500, L_0x5555691b4630, C4<0>, C4<0>;
L_0x5555691b4100 .functor XOR 1, L_0x5555691b4090, L_0x5555691b4760, C4<0>, C4<0>;
L_0x5555691b4170 .functor AND 1, L_0x5555691b4500, L_0x5555691b4630, C4<1>, C4<1>;
L_0x5555691b4230 .functor XOR 1, L_0x5555691b4500, L_0x5555691b4630, C4<0>, C4<0>;
L_0x5555691b42a0 .functor AND 1, L_0x5555691b4760, L_0x5555691b4230, C4<1>, C4<1>;
L_0x5555691b43b0 .functor OR 1, L_0x5555691b4170, L_0x5555691b42a0, C4<0>, C4<0>;
v0x555568b0bc50_0 .net "A", 0 0, L_0x5555691b4500;  1 drivers
v0x555568b09310_0 .net "B", 0 0, L_0x5555691b4630;  1 drivers
v0x555568b093d0_0 .net "Cin", 0 0, L_0x5555691b4760;  1 drivers
v0x555568b045c0_0 .net "Cout", 0 0, L_0x5555691b43b0;  1 drivers
v0x555568b04680_0 .net "Sum", 0 0, L_0x5555691b4100;  1 drivers
v0x555568b01a20_0 .net *"_ivl_0", 0 0, L_0x5555691b4090;  1 drivers
v0x555568b01b00_0 .net *"_ivl_4", 0 0, L_0x5555691b4170;  1 drivers
v0x555568b04bf0_0 .net *"_ivl_6", 0 0, L_0x5555691b4230;  1 drivers
v0x555568b05aa0_0 .net *"_ivl_8", 0 0, L_0x5555691b42a0;  1 drivers
S_0x555568b02090 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568b14930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691b4800 .functor XOR 1, L_0x5555691b4d10, L_0x5555691b4e80, C4<0>, C4<0>;
L_0x5555691b4870 .functor XOR 1, L_0x5555691b4800, L_0x5555691b4fb0, C4<0>, C4<0>;
L_0x5555691b4930 .functor AND 1, L_0x5555691b4d10, L_0x5555691b4e80, C4<1>, C4<1>;
L_0x5555691b4a40 .functor XOR 1, L_0x5555691b4d10, L_0x5555691b4e80, C4<0>, C4<0>;
L_0x5555691b4ab0 .functor AND 1, L_0x5555691b4fb0, L_0x5555691b4a40, C4<1>, C4<1>;
L_0x5555691b4bc0 .functor OR 1, L_0x5555691b4930, L_0x5555691b4ab0, C4<0>, C4<0>;
v0x555568b03170_0 .net "A", 0 0, L_0x5555691b4d10;  1 drivers
v0x555568aff4d0_0 .net "B", 0 0, L_0x5555691b4e80;  1 drivers
v0x555568aff590_0 .net "Cin", 0 0, L_0x5555691b4fb0;  1 drivers
v0x555568b00500_0 .net "Cout", 0 0, L_0x5555691b4bc0;  1 drivers
v0x555568b005a0_0 .net "Sum", 0 0, L_0x5555691b4870;  1 drivers
v0x555568afcc80_0 .net *"_ivl_0", 0 0, L_0x5555691b4800;  1 drivers
v0x555568afcd60_0 .net *"_ivl_4", 0 0, L_0x5555691b4930;  1 drivers
v0x555568afdcb0_0 .net *"_ivl_6", 0 0, L_0x5555691b4a40;  1 drivers
v0x555568afdd90_0 .net *"_ivl_8", 0 0, L_0x5555691b4ab0;  1 drivers
S_0x555568af63c0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568b14930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691b51e0 .functor XOR 1, L_0x5555691b56f0, L_0x5555691b58b0, C4<0>, C4<0>;
L_0x5555691b5250 .functor XOR 1, L_0x5555691b51e0, L_0x5555691b5a70, C4<0>, C4<0>;
L_0x5555691b5310 .functor AND 1, L_0x5555691b56f0, L_0x5555691b58b0, C4<1>, C4<1>;
L_0x5555691b5420 .functor XOR 1, L_0x5555691b56f0, L_0x5555691b58b0, C4<0>, C4<0>;
L_0x5555691b5490 .functor AND 1, L_0x5555691b5a70, L_0x5555691b5420, C4<1>, C4<1>;
L_0x5555691b55a0 .functor OR 1, L_0x5555691b5310, L_0x5555691b5490, C4<0>, C4<0>;
v0x555568af9670_0 .net "A", 0 0, L_0x5555691b56f0;  1 drivers
v0x555568afa460_0 .net "B", 0 0, L_0x5555691b58b0;  1 drivers
v0x555568afa520_0 .net "Cin", 0 0, L_0x5555691b5a70;  1 drivers
v0x555568af6a50_0 .net "Cout", 0 0, L_0x5555691b55a0;  alias, 1 drivers
v0x555568af6b10_0 .net "Sum", 0 0, L_0x5555691b5250;  1 drivers
v0x555568af7a80_0 .net *"_ivl_0", 0 0, L_0x5555691b51e0;  1 drivers
v0x555568af7b60_0 .net *"_ivl_4", 0 0, L_0x5555691b5310;  1 drivers
v0x555568af3e90_0 .net *"_ivl_6", 0 0, L_0x5555691b5420;  1 drivers
v0x555568af3f70_0 .net *"_ivl_8", 0 0, L_0x5555691b5490;  1 drivers
S_0x555568aec720 .scope module, "sra_inst" "SRA" 22 58, 22 122 0, S_0x555568e86640;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sra_out";
L_0x5555691b9f50 .functor BUFZ 32, L_0x5555691badd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568ae8c40_0 .net "A", 31 0, v0x555568e36d70_0;  alias, 1 drivers
v0x555568ae9c40_0 .net "Sra_out", 31 0, L_0x5555691b9f50;  alias, 1 drivers
v0x555568ae6760_0 .net *"_ivl_1", 0 0, L_0x5555691b9460;  1 drivers
v0x555568ae6820_0 .net *"_ivl_11", 0 0, L_0x5555691b98c0;  1 drivers
v0x555568ae7510_0 .net *"_ivl_13", 0 0, L_0x5555691b99b0;  1 drivers
v0x555568ae75f0_0 .net *"_ivl_15", 1 0, L_0x5555691b9a50;  1 drivers
v0x555568c00970_0 .net *"_ivl_17", 29 0, L_0x5555691b9b90;  1 drivers
v0x555568c00a50_0 .net *"_ivl_18", 31 0, L_0x5555691b9c80;  1 drivers
v0x555568c05ef0_0 .net *"_ivl_23", 0 0, L_0x5555691b9eb0;  1 drivers
v0x555568c04950_0 .net *"_ivl_25", 0 0, L_0x5555691b9fc0;  1 drivers
v0x555568c04a30_0 .net *"_ivl_27", 3 0, L_0x5555691ba060;  1 drivers
v0x555568c033f0_0 .net *"_ivl_29", 27 0, L_0x5555691ba150;  1 drivers
v0x555568c034b0_0 .net *"_ivl_3", 0 0, L_0x5555691b9500;  1 drivers
v0x555568c01eb0_0 .net *"_ivl_30", 31 0, L_0x5555691ba240;  1 drivers
v0x555568c01f90_0 .net *"_ivl_35", 0 0, L_0x5555691ba550;  1 drivers
v0x555568c07d60_0 .net *"_ivl_37", 0 0, L_0x5555691ba690;  1 drivers
v0x555568c07e20_0 .net *"_ivl_39", 7 0, L_0x5555691ba730;  1 drivers
v0x555568c0ce30_0 .net *"_ivl_41", 23 0, L_0x5555691ba5f0;  1 drivers
v0x555568c0cf10_0 .net *"_ivl_42", 31 0, L_0x5555691ba8d0;  1 drivers
v0x555568c0b310_0 .net *"_ivl_47", 0 0, L_0x5555691bab70;  1 drivers
v0x555568c0b3f0_0 .net *"_ivl_49", 0 0, L_0x5555691baa10;  1 drivers
v0x555568c097f0_0 .net *"_ivl_5", 30 0, L_0x5555691b95a0;  1 drivers
v0x555568c098d0_0 .net *"_ivl_51", 15 0, L_0x5555691bace0;  1 drivers
v0x555568ba7760_0 .net *"_ivl_53", 15 0, L_0x5555691bac10;  1 drivers
v0x555568ba7840_0 .net *"_ivl_54", 31 0, L_0x5555691baf00;  1 drivers
v0x555568bee360_0 .net *"_ivl_6", 31 0, L_0x5555691b9640;  1 drivers
v0x555568bee420_0 .net "temp_0", 31 0, L_0x5555691b9780;  1 drivers
v0x555568bf3d60_0 .net "temp_1", 31 0, L_0x5555691b9dc0;  1 drivers
v0x555568bf3e40_0 .net "temp_2", 31 0, L_0x5555691ba410;  1 drivers
v0x555568bf11c0_0 .net "temp_3", 31 0, L_0x5555691ba7d0;  1 drivers
v0x555568bf12a0_0 .net "temp_4", 31 0, L_0x5555691badd0;  1 drivers
v0x555568bf4390_0 .net "tmp", 4 0, L_0x5555691bb270;  1 drivers
L_0x5555691b9460 .part L_0x5555691bb270, 0, 1;
L_0x5555691b9500 .part v0x555568e36d70_0, 31, 1;
L_0x5555691b95a0 .part v0x555568e36d70_0, 1, 31;
L_0x5555691b9640 .concat [ 31 1 0 0], L_0x5555691b95a0, L_0x5555691b9500;
L_0x5555691b9780 .functor MUXZ 32, v0x555568e36d70_0, L_0x5555691b9640, L_0x5555691b9460, C4<>;
L_0x5555691b98c0 .part L_0x5555691bb270, 1, 1;
L_0x5555691b99b0 .part v0x555568e36d70_0, 31, 1;
L_0x5555691b9a50 .repeat 2, 2, L_0x5555691b99b0;
L_0x5555691b9b90 .part L_0x5555691b9780, 2, 30;
L_0x5555691b9c80 .concat [ 30 2 0 0], L_0x5555691b9b90, L_0x5555691b9a50;
L_0x5555691b9dc0 .functor MUXZ 32, L_0x5555691b9780, L_0x5555691b9c80, L_0x5555691b98c0, C4<>;
L_0x5555691b9eb0 .part L_0x5555691bb270, 2, 1;
L_0x5555691b9fc0 .part v0x555568e36d70_0, 31, 1;
L_0x5555691ba060 .repeat 4, 4, L_0x5555691b9fc0;
L_0x5555691ba150 .part L_0x5555691b9dc0, 4, 28;
L_0x5555691ba240 .concat [ 28 4 0 0], L_0x5555691ba150, L_0x5555691ba060;
L_0x5555691ba410 .functor MUXZ 32, L_0x5555691b9dc0, L_0x5555691ba240, L_0x5555691b9eb0, C4<>;
L_0x5555691ba550 .part L_0x5555691bb270, 3, 1;
L_0x5555691ba690 .part v0x555568e36d70_0, 31, 1;
L_0x5555691ba730 .repeat 8, 8, L_0x5555691ba690;
L_0x5555691ba5f0 .part L_0x5555691ba410, 8, 24;
L_0x5555691ba8d0 .concat [ 24 8 0 0], L_0x5555691ba5f0, L_0x5555691ba730;
L_0x5555691ba7d0 .functor MUXZ 32, L_0x5555691ba410, L_0x5555691ba8d0, L_0x5555691ba550, C4<>;
L_0x5555691bab70 .part L_0x5555691bb270, 4, 1;
L_0x5555691baa10 .part v0x555568e36d70_0, 31, 1;
L_0x5555691bace0 .repeat 16, 16, L_0x5555691baa10;
L_0x5555691bac10 .part L_0x5555691ba7d0, 16, 16;
L_0x5555691baf00 .concat [ 16 16 0 0], L_0x5555691bac10, L_0x5555691bace0;
L_0x5555691badd0 .functor MUXZ 32, L_0x5555691ba7d0, L_0x5555691baf00, L_0x5555691bab70, C4<>;
S_0x555568bf5240 .scope module, "srl_inst" "SRL" 22 57, 22 104 0, S_0x555568e86640;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Srl_out";
L_0x5555691b8900 .functor BUFZ 32, L_0x5555691b91d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555568bf18a0_0 .net "A", 31 0, v0x555568e36d70_0;  alias, 1 drivers
v0x555568bf2860_0 .net "Srl_out", 31 0, L_0x5555691b8900;  alias, 1 drivers
v0x555568bf2940_0 .net *"_ivl_1", 0 0, L_0x5555691b7d30;  1 drivers
v0x555568beed10_0 .net *"_ivl_11", 0 0, L_0x5555691b80f0;  1 drivers
L_0x7f38a6a74fa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555568beedf0_0 .net/2u *"_ivl_12", 1 0, L_0x7f38a6a74fa0;  1 drivers
v0x555568befd40_0 .net *"_ivl_15", 29 0, L_0x5555691b81e0;  1 drivers
v0x555568befe20_0 .net *"_ivl_16", 31 0, L_0x5555691b8310;  1 drivers
L_0x7f38a6a74f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555568bec9a0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38a6a74f58;  1 drivers
v0x555568beca80_0 .net *"_ivl_21", 0 0, L_0x5555691b85e0;  1 drivers
L_0x7f38a6a74fe8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555568bed770_0 .net/2u *"_ivl_22", 3 0, L_0x7f38a6a74fe8;  1 drivers
v0x555568be8d20_0 .net *"_ivl_25", 27 0, L_0x5555691b8680;  1 drivers
v0x555568be8e00_0 .net *"_ivl_26", 31 0, L_0x5555691b8770;  1 drivers
v0x555568be6160_0 .net *"_ivl_31", 0 0, L_0x5555691b8a10;  1 drivers
L_0x7f38a6a75030 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555568be6240_0 .net/2u *"_ivl_32", 7 0, L_0x7f38a6a75030;  1 drivers
v0x555568be9310_0 .net *"_ivl_35", 23 0, L_0x5555691b8ab0;  1 drivers
v0x555568be93f0_0 .net *"_ivl_36", 31 0, L_0x5555691b8b50;  1 drivers
v0x555568bea200_0 .net *"_ivl_41", 0 0, L_0x5555691b8e60;  1 drivers
L_0x7f38a6a75078 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555568be6810_0 .net/2u *"_ivl_42", 15 0, L_0x7f38a6a75078;  1 drivers
v0x555568be68f0_0 .net *"_ivl_45", 15 0, L_0x5555691b8f00;  1 drivers
v0x555568be7860_0 .net *"_ivl_46", 31 0, L_0x5555691b9090;  1 drivers
v0x555568be3c30_0 .net *"_ivl_5", 30 0, L_0x5555691b7dd0;  1 drivers
v0x555568be3d10_0 .net *"_ivl_6", 31 0, L_0x5555691b7e70;  1 drivers
v0x555568be4c60_0 .net "temp_0", 31 0, L_0x5555691b7fb0;  1 drivers
v0x555568be4d40_0 .net "temp_1", 31 0, L_0x5555691b8450;  1 drivers
v0x555568be13e0_0 .net "temp_2", 31 0, L_0x5555691b8860;  1 drivers
v0x555568be14c0_0 .net "temp_3", 31 0, L_0x5555691b8c90;  1 drivers
v0x555568be2410_0 .net "temp_4", 31 0, L_0x5555691b91d0;  1 drivers
v0x555568be24f0_0 .net "tmp", 4 0, L_0x5555691b8ff0;  1 drivers
L_0x5555691b7d30 .part L_0x5555691b8ff0, 0, 1;
L_0x5555691b7dd0 .part v0x555568e36d70_0, 1, 31;
L_0x5555691b7e70 .concat [ 31 1 0 0], L_0x5555691b7dd0, L_0x7f38a6a74f58;
L_0x5555691b7fb0 .functor MUXZ 32, v0x555568e36d70_0, L_0x5555691b7e70, L_0x5555691b7d30, C4<>;
L_0x5555691b80f0 .part L_0x5555691b8ff0, 1, 1;
L_0x5555691b81e0 .part L_0x5555691b7fb0, 2, 30;
L_0x5555691b8310 .concat [ 30 2 0 0], L_0x5555691b81e0, L_0x7f38a6a74fa0;
L_0x5555691b8450 .functor MUXZ 32, L_0x5555691b7fb0, L_0x5555691b8310, L_0x5555691b80f0, C4<>;
L_0x5555691b85e0 .part L_0x5555691b8ff0, 2, 1;
L_0x5555691b8680 .part L_0x5555691b8450, 4, 28;
L_0x5555691b8770 .concat [ 28 4 0 0], L_0x5555691b8680, L_0x7f38a6a74fe8;
L_0x5555691b8860 .functor MUXZ 32, L_0x5555691b8450, L_0x5555691b8770, L_0x5555691b85e0, C4<>;
L_0x5555691b8a10 .part L_0x5555691b8ff0, 3, 1;
L_0x5555691b8ab0 .part L_0x5555691b8860, 8, 24;
L_0x5555691b8b50 .concat [ 24 8 0 0], L_0x5555691b8ab0, L_0x7f38a6a75030;
L_0x5555691b8c90 .functor MUXZ 32, L_0x5555691b8860, L_0x5555691b8b50, L_0x5555691b8a10, C4<>;
L_0x5555691b8e60 .part L_0x5555691b8ff0, 4, 1;
L_0x5555691b8f00 .part L_0x5555691b8c90, 16, 16;
L_0x5555691b9090 .concat [ 16 16 0 0], L_0x5555691b8f00, L_0x7f38a6a75078;
L_0x5555691b91d0 .functor MUXZ 32, L_0x5555691b8c90, L_0x5555691b9090, L_0x5555691b8e60, C4<>;
S_0x555568bdab20 .scope module, "sub_fa" "FA_32bit" 22 39, 23 47 0, S_0x555568e86640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568d9f400_0 .net "A", 31 0, v0x555568e36d70_0;  alias, 1 drivers
v0x555568d9f4c0_0 .net "B", 31 0, L_0x555569190030;  1 drivers
L_0x7f38a6a74d18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555568f0d8a0_0 .net "Cin", 0 0, L_0x7f38a6a74d18;  1 drivers
v0x555568f0d940_0 .net "Cout", 0 0, L_0x55556918f240;  1 drivers
v0x555568f69e50_0 .net "Sum", 31 0, L_0x55556918f9b0;  alias, 1 drivers
v0x555568f69f40_0 .net "carry", 6 0, L_0x55556918d410;  1 drivers
L_0x55556917f520 .part v0x555568e36d70_0, 0, 4;
L_0x55556917f5c0 .part L_0x555569190030, 0, 4;
L_0x555569181920 .part v0x555568e36d70_0, 4, 4;
L_0x5555691819c0 .part L_0x555569190030, 4, 4;
L_0x555569181a60 .part L_0x55556918d410, 0, 1;
L_0x555569183d60 .part v0x555568e36d70_0, 8, 4;
L_0x555569183e00 .part L_0x555569190030, 8, 4;
L_0x555569183ea0 .part L_0x55556918d410, 1, 1;
L_0x555569186270 .part v0x555568e36d70_0, 12, 4;
L_0x555569186310 .part L_0x555569190030, 12, 4;
L_0x555569186440 .part L_0x55556918d410, 2, 1;
L_0x5555691887e0 .part v0x555568e36d70_0, 16, 4;
L_0x5555691888f0 .part L_0x555569190030, 16, 4;
L_0x555569188990 .part L_0x55556918d410, 3, 1;
L_0x55556918adc0 .part v0x555568e36d70_0, 20, 4;
L_0x55556918ae60 .part L_0x555569190030, 20, 4;
L_0x55556918af90 .part L_0x55556918d410, 4, 1;
L_0x55556918d370 .part v0x555568e36d70_0, 24, 4;
L_0x55556918d4b0 .part L_0x555569190030, 24, 4;
L_0x55556918d550 .part L_0x55556918d410, 5, 1;
LS_0x55556918d410_0_0 .concat8 [ 1 1 1 1], L_0x55556917ee00, L_0x555569181200, L_0x555569183640, L_0x555569185b50;
LS_0x55556918d410_0_4 .concat8 [ 1 1 1 0], L_0x555569188060, L_0x55556918a6a0, L_0x55556918cc50;
L_0x55556918d410 .concat8 [ 4 3 0 0], LS_0x55556918d410_0_0, LS_0x55556918d410_0_4;
L_0x55556918f910 .part v0x555568e36d70_0, 28, 4;
L_0x55556918d5f0 .part L_0x555569190030, 28, 4;
L_0x55556918fb80 .part L_0x55556918d410, 6, 1;
LS_0x55556918f9b0_0_0 .concat8 [ 4 4 4 4], L_0x55556917f480, L_0x555569181880, L_0x555569183cc0, L_0x5555691861d0;
LS_0x55556918f9b0_0_4 .concat8 [ 4 4 4 4], L_0x555569188740, L_0x55556918ad20, L_0x55556918d2d0, L_0x55556918f870;
L_0x55556918f9b0 .concat8 [ 16 16 0 0], LS_0x55556918f9b0_0_0, LS_0x55556918f9b0_0_4;
S_0x555568bddcd0 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555568bdab20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568bb8860_0 .net "A", 3 0, L_0x55556917f520;  1 drivers
v0x555568bb8960_0 .net "B", 3 0, L_0x55556917f5c0;  1 drivers
v0x555568bbba10_0 .net "Cin", 0 0, L_0x7f38a6a74d18;  alias, 1 drivers
v0x555568bbbae0_0 .net "Cout", 0 0, L_0x55556917ee00;  1 drivers
v0x555568bbc900_0 .net "Sum", 3 0, L_0x55556917f480;  1 drivers
v0x555568bbc9a0_0 .net "carry", 2 0, L_0x55556917e900;  1 drivers
L_0x55556917d690 .part L_0x55556917f520, 0, 1;
L_0x55556917d7c0 .part L_0x55556917f5c0, 0, 1;
L_0x55556917dd60 .part L_0x55556917f520, 1, 1;
L_0x55556917de90 .part L_0x55556917f5c0, 1, 1;
L_0x55556917dfc0 .part L_0x55556917e900, 0, 1;
L_0x55556917e570 .part L_0x55556917f520, 2, 1;
L_0x55556917e6e0 .part L_0x55556917f5c0, 2, 1;
L_0x55556917e810 .part L_0x55556917e900, 1, 1;
L_0x55556917e900 .concat8 [ 1 1 1 0], L_0x55556917d540, L_0x55556917dc10, L_0x55556917e420;
L_0x55556917ef60 .part L_0x55556917f520, 3, 1;
L_0x55556917f120 .part L_0x55556917f5c0, 3, 1;
L_0x55556917f2e0 .part L_0x55556917e900, 2, 1;
L_0x55556917f480 .concat8 [ 1 1 1 1], L_0x55556917d290, L_0x55556917d960, L_0x55556917e0d0, L_0x55556917eab0;
S_0x555568bdb1b0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568bddcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917d220 .functor XOR 1, L_0x55556917d690, L_0x55556917d7c0, C4<0>, C4<0>;
L_0x55556917d290 .functor XOR 1, L_0x55556917d220, L_0x7f38a6a74d18, C4<0>, C4<0>;
L_0x55556917d350 .functor AND 1, L_0x55556917d690, L_0x55556917d7c0, C4<1>, C4<1>;
L_0x55556917d460 .functor XOR 1, L_0x55556917d690, L_0x55556917d7c0, C4<0>, C4<0>;
L_0x55556917d4d0 .functor AND 1, L_0x7f38a6a74d18, L_0x55556917d460, C4<1>, C4<1>;
L_0x55556917d540 .functor OR 1, L_0x55556917d350, L_0x55556917d4d0, C4<0>, C4<0>;
v0x555568bdc1e0_0 .net "A", 0 0, L_0x55556917d690;  1 drivers
v0x555568bdc280_0 .net "B", 0 0, L_0x55556917d7c0;  1 drivers
v0x555568bd85f0_0 .net "Cin", 0 0, L_0x7f38a6a74d18;  alias, 1 drivers
v0x555568bd8690_0 .net "Cout", 0 0, L_0x55556917d540;  1 drivers
v0x555568bd9620_0 .net "Sum", 0 0, L_0x55556917d290;  1 drivers
v0x555568bd96e0_0 .net *"_ivl_0", 0 0, L_0x55556917d220;  1 drivers
v0x555568bd5da0_0 .net *"_ivl_4", 0 0, L_0x55556917d350;  1 drivers
v0x555568bd5e80_0 .net *"_ivl_6", 0 0, L_0x55556917d460;  1 drivers
v0x555568bd6dd0_0 .net *"_ivl_8", 0 0, L_0x55556917d4d0;  1 drivers
S_0x555568bd20a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568bddcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917d8f0 .functor XOR 1, L_0x55556917dd60, L_0x55556917de90, C4<0>, C4<0>;
L_0x55556917d960 .functor XOR 1, L_0x55556917d8f0, L_0x55556917dfc0, C4<0>, C4<0>;
L_0x55556917d9d0 .functor AND 1, L_0x55556917dd60, L_0x55556917de90, C4<1>, C4<1>;
L_0x55556917da90 .functor XOR 1, L_0x55556917dd60, L_0x55556917de90, C4<0>, C4<0>;
L_0x55556917db00 .functor AND 1, L_0x55556917dfc0, L_0x55556917da90, C4<1>, C4<1>;
L_0x55556917dc10 .functor OR 1, L_0x55556917d9d0, L_0x55556917db00, C4<0>, C4<0>;
v0x555568bcf590_0 .net "A", 0 0, L_0x55556917dd60;  1 drivers
v0x555568bd2690_0 .net "B", 0 0, L_0x55556917de90;  1 drivers
v0x555568bd2750_0 .net "Cin", 0 0, L_0x55556917dfc0;  1 drivers
v0x555568bd3580_0 .net "Cout", 0 0, L_0x55556917dc10;  1 drivers
v0x555568bd3640_0 .net "Sum", 0 0, L_0x55556917d960;  1 drivers
v0x555568bcfb70_0 .net *"_ivl_0", 0 0, L_0x55556917d8f0;  1 drivers
v0x555568bcfc50_0 .net *"_ivl_4", 0 0, L_0x55556917d9d0;  1 drivers
v0x555568bd0ba0_0 .net *"_ivl_6", 0 0, L_0x55556917da90;  1 drivers
v0x555568bd0c80_0 .net *"_ivl_8", 0 0, L_0x55556917db00;  1 drivers
S_0x555568bcdfe0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568bddcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917e060 .functor XOR 1, L_0x55556917e570, L_0x55556917e6e0, C4<0>, C4<0>;
L_0x55556917e0d0 .functor XOR 1, L_0x55556917e060, L_0x55556917e810, C4<0>, C4<0>;
L_0x55556917e190 .functor AND 1, L_0x55556917e570, L_0x55556917e6e0, C4<1>, C4<1>;
L_0x55556917e2a0 .functor XOR 1, L_0x55556917e570, L_0x55556917e6e0, C4<0>, C4<0>;
L_0x55556917e310 .functor AND 1, L_0x55556917e810, L_0x55556917e2a0, C4<1>, C4<1>;
L_0x55556917e420 .functor OR 1, L_0x55556917e190, L_0x55556917e310, C4<0>, C4<0>;
v0x555568bca810_0 .net "A", 0 0, L_0x55556917e570;  1 drivers
v0x555568bcb790_0 .net "B", 0 0, L_0x55556917e6e0;  1 drivers
v0x555568bcb850_0 .net "Cin", 0 0, L_0x55556917e810;  1 drivers
v0x555568bc6a60_0 .net "Cout", 0 0, L_0x55556917e420;  1 drivers
v0x555568bc6b20_0 .net "Sum", 0 0, L_0x55556917e0d0;  1 drivers
v0x555568bc3ea0_0 .net *"_ivl_0", 0 0, L_0x55556917e060;  1 drivers
v0x555568bc3f80_0 .net *"_ivl_4", 0 0, L_0x55556917e190;  1 drivers
v0x555568bc7050_0 .net *"_ivl_6", 0 0, L_0x55556917e2a0;  1 drivers
v0x555568bc7130_0 .net *"_ivl_8", 0 0, L_0x55556917e310;  1 drivers
S_0x555568bc4530 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568bddcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917ea40 .functor XOR 1, L_0x55556917ef60, L_0x55556917f120, C4<0>, C4<0>;
L_0x55556917eab0 .functor XOR 1, L_0x55556917ea40, L_0x55556917f2e0, C4<0>, C4<0>;
L_0x55556917eb70 .functor AND 1, L_0x55556917ef60, L_0x55556917f120, C4<1>, C4<1>;
L_0x55556917ec80 .functor XOR 1, L_0x55556917ef60, L_0x55556917f120, C4<0>, C4<0>;
L_0x55556917ecf0 .functor AND 1, L_0x55556917f2e0, L_0x55556917ec80, C4<1>, C4<1>;
L_0x55556917ee00 .functor OR 1, L_0x55556917eb70, L_0x55556917ecf0, C4<0>, C4<0>;
v0x555568bc5610_0 .net "A", 0 0, L_0x55556917ef60;  1 drivers
v0x555568bc1970_0 .net "B", 0 0, L_0x55556917f120;  1 drivers
v0x555568bc1a30_0 .net "Cin", 0 0, L_0x55556917f2e0;  1 drivers
v0x555568bc29a0_0 .net "Cout", 0 0, L_0x55556917ee00;  alias, 1 drivers
v0x555568bc2a60_0 .net "Sum", 0 0, L_0x55556917eab0;  1 drivers
v0x555568bbf120_0 .net *"_ivl_0", 0 0, L_0x55556917ea40;  1 drivers
v0x555568bbf200_0 .net *"_ivl_4", 0 0, L_0x55556917eb70;  1 drivers
v0x555568bc0150_0 .net *"_ivl_6", 0 0, L_0x55556917ec80;  1 drivers
v0x555568bc0230_0 .net *"_ivl_8", 0 0, L_0x55556917ecf0;  1 drivers
S_0x555568bb8ef0 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555568bdab20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568b94bf0_0 .net "A", 3 0, L_0x555569181920;  1 drivers
v0x555568b94cf0_0 .net "B", 3 0, L_0x5555691819c0;  1 drivers
v0x555568b97da0_0 .net "Cin", 0 0, L_0x555569181a60;  1 drivers
v0x555568b97e40_0 .net "Cout", 0 0, L_0x555569181200;  1 drivers
v0x555568b98c90_0 .net "Sum", 3 0, L_0x555569181880;  1 drivers
v0x555568b98d30_0 .net "carry", 2 0, L_0x555569180d00;  1 drivers
L_0x55556917fa90 .part L_0x555569181920, 0, 1;
L_0x55556917fbc0 .part L_0x5555691819c0, 0, 1;
L_0x555569180160 .part L_0x555569181920, 1, 1;
L_0x555569180290 .part L_0x5555691819c0, 1, 1;
L_0x5555691803c0 .part L_0x555569180d00, 0, 1;
L_0x555569180970 .part L_0x555569181920, 2, 1;
L_0x555569180ae0 .part L_0x5555691819c0, 2, 1;
L_0x555569180c10 .part L_0x555569180d00, 1, 1;
L_0x555569180d00 .concat8 [ 1 1 1 0], L_0x55556917f980, L_0x555569180010, L_0x555569180820;
L_0x555569181360 .part L_0x555569181920, 3, 1;
L_0x555569181520 .part L_0x5555691819c0, 3, 1;
L_0x5555691816e0 .part L_0x555569180d00, 2, 1;
L_0x555569181880 .concat8 [ 1 1 1 1], L_0x55556917f6d0, L_0x55556917fd60, L_0x5555691804d0, L_0x555569180eb0;
S_0x555568bb6330 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568bb8ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917f660 .functor XOR 1, L_0x55556917fa90, L_0x55556917fbc0, C4<0>, C4<0>;
L_0x55556917f6d0 .functor XOR 1, L_0x55556917f660, L_0x555569181a60, C4<0>, C4<0>;
L_0x55556917f740 .functor AND 1, L_0x55556917fa90, L_0x55556917fbc0, C4<1>, C4<1>;
L_0x55556917f850 .functor XOR 1, L_0x55556917fa90, L_0x55556917fbc0, C4<0>, C4<0>;
L_0x55556917f8c0 .functor AND 1, L_0x555569181a60, L_0x55556917f850, C4<1>, C4<1>;
L_0x55556917f980 .functor OR 1, L_0x55556917f740, L_0x55556917f8c0, C4<0>, C4<0>;
v0x555568bb7360_0 .net "A", 0 0, L_0x55556917fa90;  1 drivers
v0x555568bb7400_0 .net "B", 0 0, L_0x55556917fbc0;  1 drivers
v0x555568bb3ae0_0 .net "Cin", 0 0, L_0x555569181a60;  alias, 1 drivers
v0x555568bb3bb0_0 .net "Cout", 0 0, L_0x55556917f980;  1 drivers
v0x555568bb4b10_0 .net "Sum", 0 0, L_0x55556917f6d0;  1 drivers
v0x555568bb4c00_0 .net *"_ivl_0", 0 0, L_0x55556917f660;  1 drivers
v0x555568bafde0_0 .net *"_ivl_4", 0 0, L_0x55556917f740;  1 drivers
v0x555568bafec0_0 .net *"_ivl_6", 0 0, L_0x55556917f850;  1 drivers
v0x555568bad220_0 .net *"_ivl_8", 0 0, L_0x55556917f8c0;  1 drivers
S_0x555568bb12c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568bb8ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556917fcf0 .functor XOR 1, L_0x555569180160, L_0x555569180290, C4<0>, C4<0>;
L_0x55556917fd60 .functor XOR 1, L_0x55556917fcf0, L_0x5555691803c0, C4<0>, C4<0>;
L_0x55556917fdd0 .functor AND 1, L_0x555569180160, L_0x555569180290, C4<1>, C4<1>;
L_0x55556917fe90 .functor XOR 1, L_0x555569180160, L_0x555569180290, C4<0>, C4<0>;
L_0x55556917ff00 .functor AND 1, L_0x5555691803c0, L_0x55556917fe90, C4<1>, C4<1>;
L_0x555569180010 .functor OR 1, L_0x55556917fdd0, L_0x55556917ff00, C4<0>, C4<0>;
v0x555568bb04c0_0 .net "A", 0 0, L_0x555569180160;  1 drivers
v0x555568bad8b0_0 .net "B", 0 0, L_0x555569180290;  1 drivers
v0x555568bad970_0 .net "Cin", 0 0, L_0x5555691803c0;  1 drivers
v0x555568bae8e0_0 .net "Cout", 0 0, L_0x555569180010;  1 drivers
v0x555568bae980_0 .net "Sum", 0 0, L_0x55556917fd60;  1 drivers
v0x555568baacf0_0 .net *"_ivl_0", 0 0, L_0x55556917fcf0;  1 drivers
v0x555568baadd0_0 .net *"_ivl_4", 0 0, L_0x55556917fdd0;  1 drivers
v0x555568babd40_0 .net *"_ivl_6", 0 0, L_0x55556917fe90;  1 drivers
v0x555568babe20_0 .net *"_ivl_8", 0 0, L_0x55556917ff00;  1 drivers
S_0x555568ba94d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568bb8ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569180460 .functor XOR 1, L_0x555569180970, L_0x555569180ae0, C4<0>, C4<0>;
L_0x5555691804d0 .functor XOR 1, L_0x555569180460, L_0x555569180c10, C4<0>, C4<0>;
L_0x555569180590 .functor AND 1, L_0x555569180970, L_0x555569180ae0, C4<1>, C4<1>;
L_0x5555691806a0 .functor XOR 1, L_0x555569180970, L_0x555569180ae0, C4<0>, C4<0>;
L_0x555569180710 .functor AND 1, L_0x555569180c10, L_0x5555691806a0, C4<1>, C4<1>;
L_0x555569180820 .functor OR 1, L_0x555569180590, L_0x555569180710, C4<0>, C4<0>;
v0x555568ba4b30_0 .net "A", 0 0, L_0x555569180970;  1 drivers
v0x555568ba1ec0_0 .net "B", 0 0, L_0x555569180ae0;  1 drivers
v0x555568ba1f80_0 .net "Cin", 0 0, L_0x555569180c10;  1 drivers
v0x555568ba5070_0 .net "Cout", 0 0, L_0x555569180820;  1 drivers
v0x555568ba5110_0 .net "Sum", 0 0, L_0x5555691804d0;  1 drivers
v0x555568ba5f60_0 .net *"_ivl_0", 0 0, L_0x555569180460;  1 drivers
v0x555568ba6040_0 .net *"_ivl_4", 0 0, L_0x555569180590;  1 drivers
v0x555568ba2550_0 .net *"_ivl_6", 0 0, L_0x5555691806a0;  1 drivers
v0x555568ba2630_0 .net *"_ivl_8", 0 0, L_0x555569180710;  1 drivers
S_0x555568b9f990 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568bb8ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569180e40 .functor XOR 1, L_0x555569181360, L_0x555569181520, C4<0>, C4<0>;
L_0x555569180eb0 .functor XOR 1, L_0x555569180e40, L_0x5555691816e0, C4<0>, C4<0>;
L_0x555569180f70 .functor AND 1, L_0x555569181360, L_0x555569181520, C4<1>, C4<1>;
L_0x555569181080 .functor XOR 1, L_0x555569181360, L_0x555569181520, C4<0>, C4<0>;
L_0x5555691810f0 .functor AND 1, L_0x5555691816e0, L_0x555569181080, C4<1>, C4<1>;
L_0x555569181200 .functor OR 1, L_0x555569180f70, L_0x5555691810f0, C4<0>, C4<0>;
v0x555568ba0ac0_0 .net "A", 0 0, L_0x555569181360;  1 drivers
v0x555568b9cf90_0 .net "B", 0 0, L_0x555569181520;  1 drivers
v0x555568b9d030_0 .net "Cin", 0 0, L_0x5555691816e0;  1 drivers
v0x555568b9dfc0_0 .net "Cout", 0 0, L_0x555569181200;  alias, 1 drivers
v0x555568b9e080_0 .net "Sum", 0 0, L_0x555569180eb0;  1 drivers
v0x555568b4b1b0_0 .net *"_ivl_0", 0 0, L_0x555569180e40;  1 drivers
v0x555568b4b290_0 .net *"_ivl_4", 0 0, L_0x555569180f70;  1 drivers
v0x555568b91db0_0 .net *"_ivl_6", 0 0, L_0x555569181080;  1 drivers
v0x555568b91e90_0 .net *"_ivl_8", 0 0, L_0x5555691810f0;  1 drivers
S_0x555568b95280 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555568bdab20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568b735c0_0 .net "A", 3 0, L_0x555569183d60;  1 drivers
v0x555568b736c0_0 .net "B", 3 0, L_0x555569183e00;  1 drivers
v0x555568b745f0_0 .net "Cin", 0 0, L_0x555569183ea0;  1 drivers
v0x555568b746c0_0 .net "Cout", 0 0, L_0x555569183640;  1 drivers
v0x555568b70a00_0 .net "Sum", 3 0, L_0x555569183cc0;  1 drivers
v0x555568b70aa0_0 .net "carry", 2 0, L_0x5555691831e0;  1 drivers
L_0x555569182000 .part L_0x555569183d60, 0, 1;
L_0x555569182130 .part L_0x555569183e00, 0, 1;
L_0x5555691826d0 .part L_0x555569183d60, 1, 1;
L_0x555569182800 .part L_0x555569183e00, 1, 1;
L_0x555569182930 .part L_0x5555691831e0, 0, 1;
L_0x555569182ee0 .part L_0x555569183d60, 2, 1;
L_0x555569183010 .part L_0x555569183e00, 2, 1;
L_0x555569183140 .part L_0x5555691831e0, 1, 1;
L_0x5555691831e0 .concat8 [ 1 1 1 0], L_0x555569181eb0, L_0x555569182580, L_0x555569182d90;
L_0x5555691837a0 .part L_0x555569183d60, 3, 1;
L_0x555569183960 .part L_0x555569183e00, 3, 1;
L_0x555569183b20 .part L_0x5555691831e0, 2, 1;
L_0x555569183cc0 .concat8 [ 1 1 1 1], L_0x555569181c00, L_0x5555691822d0, L_0x555569182a40, L_0x5555691832f0;
S_0x555568b92760 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568b95280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569181b90 .functor XOR 1, L_0x555569182000, L_0x555569182130, C4<0>, C4<0>;
L_0x555569181c00 .functor XOR 1, L_0x555569181b90, L_0x555569183ea0, C4<0>, C4<0>;
L_0x555569181c70 .functor AND 1, L_0x555569182000, L_0x555569182130, C4<1>, C4<1>;
L_0x555569181d80 .functor XOR 1, L_0x555569182000, L_0x555569182130, C4<0>, C4<0>;
L_0x555569181df0 .functor AND 1, L_0x555569183ea0, L_0x555569181d80, C4<1>, C4<1>;
L_0x555569181eb0 .functor OR 1, L_0x555569181c70, L_0x555569181df0, C4<0>, C4<0>;
v0x555568b93840_0 .net "A", 0 0, L_0x555569182000;  1 drivers
v0x555568b903d0_0 .net "B", 0 0, L_0x555569182130;  1 drivers
v0x555568b90490_0 .net "Cin", 0 0, L_0x555569183ea0;  alias, 1 drivers
v0x555568b91180_0 .net "Cout", 0 0, L_0x555569181eb0;  1 drivers
v0x555568b91220_0 .net "Sum", 0 0, L_0x555569181c00;  1 drivers
v0x555568b8c770_0 .net *"_ivl_0", 0 0, L_0x555569181b90;  1 drivers
v0x555568b8c850_0 .net *"_ivl_4", 0 0, L_0x555569181c70;  1 drivers
v0x555568b89bb0_0 .net *"_ivl_6", 0 0, L_0x555569181d80;  1 drivers
v0x555568b89c90_0 .net *"_ivl_8", 0 0, L_0x555569181df0;  1 drivers
S_0x555568b8dc50 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568b95280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569182260 .functor XOR 1, L_0x5555691826d0, L_0x555569182800, C4<0>, C4<0>;
L_0x5555691822d0 .functor XOR 1, L_0x555569182260, L_0x555569182930, C4<0>, C4<0>;
L_0x555569182340 .functor AND 1, L_0x5555691826d0, L_0x555569182800, C4<1>, C4<1>;
L_0x555569182400 .functor XOR 1, L_0x5555691826d0, L_0x555569182800, C4<0>, C4<0>;
L_0x555569182470 .functor AND 1, L_0x555569182930, L_0x555569182400, C4<1>, C4<1>;
L_0x555569182580 .functor OR 1, L_0x555569182340, L_0x555569182470, C4<0>, C4<0>;
v0x555568b8a340_0 .net "A", 0 0, L_0x5555691826d0;  1 drivers
v0x555568b8b270_0 .net "B", 0 0, L_0x555569182800;  1 drivers
v0x555568b8b330_0 .net "Cin", 0 0, L_0x555569182930;  1 drivers
v0x555568b87680_0 .net "Cout", 0 0, L_0x555569182580;  1 drivers
v0x555568b87740_0 .net "Sum", 0 0, L_0x5555691822d0;  1 drivers
v0x555568b886b0_0 .net *"_ivl_0", 0 0, L_0x555569182260;  1 drivers
v0x555568b88790_0 .net *"_ivl_4", 0 0, L_0x555569182340;  1 drivers
v0x555568b84e30_0 .net *"_ivl_6", 0 0, L_0x555569182400;  1 drivers
v0x555568b84f10_0 .net *"_ivl_8", 0 0, L_0x555569182470;  1 drivers
S_0x555568b81130 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568b95280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691829d0 .functor XOR 1, L_0x555569182ee0, L_0x555569183010, C4<0>, C4<0>;
L_0x555569182a40 .functor XOR 1, L_0x5555691829d0, L_0x555569183140, C4<0>, C4<0>;
L_0x555569182b00 .functor AND 1, L_0x555569182ee0, L_0x555569183010, C4<1>, C4<1>;
L_0x555569182c10 .functor XOR 1, L_0x555569182ee0, L_0x555569183010, C4<0>, C4<0>;
L_0x555569182c80 .functor AND 1, L_0x555569183140, L_0x555569182c10, C4<1>, C4<1>;
L_0x555569182d90 .functor OR 1, L_0x555569182b00, L_0x555569182c80, C4<0>, C4<0>;
v0x555568b7e620_0 .net "A", 0 0, L_0x555569182ee0;  1 drivers
v0x555568b81720_0 .net "B", 0 0, L_0x555569183010;  1 drivers
v0x555568b817e0_0 .net "Cin", 0 0, L_0x555569183140;  1 drivers
v0x555568b82610_0 .net "Cout", 0 0, L_0x555569182d90;  1 drivers
v0x555568b826d0_0 .net "Sum", 0 0, L_0x555569182a40;  1 drivers
v0x555568b7ec00_0 .net *"_ivl_0", 0 0, L_0x5555691829d0;  1 drivers
v0x555568b7ece0_0 .net *"_ivl_4", 0 0, L_0x555569182b00;  1 drivers
v0x555568b7fc30_0 .net *"_ivl_6", 0 0, L_0x555569182c10;  1 drivers
v0x555568b7fd10_0 .net *"_ivl_8", 0 0, L_0x555569182c80;  1 drivers
S_0x555568b7d070 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568b95280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569183280 .functor XOR 1, L_0x5555691837a0, L_0x555569183960, C4<0>, C4<0>;
L_0x5555691832f0 .functor XOR 1, L_0x555569183280, L_0x555569183b20, C4<0>, C4<0>;
L_0x5555691833b0 .functor AND 1, L_0x5555691837a0, L_0x555569183960, C4<1>, C4<1>;
L_0x5555691834c0 .functor XOR 1, L_0x5555691837a0, L_0x555569183960, C4<0>, C4<0>;
L_0x555569183530 .functor AND 1, L_0x555569183b20, L_0x5555691834c0, C4<1>, C4<1>;
L_0x555569183640 .functor OR 1, L_0x5555691833b0, L_0x555569183530, C4<0>, C4<0>;
v0x555568b798a0_0 .net "A", 0 0, L_0x5555691837a0;  1 drivers
v0x555568b7a820_0 .net "B", 0 0, L_0x555569183960;  1 drivers
v0x555568b7a8e0_0 .net "Cin", 0 0, L_0x555569183b20;  1 drivers
v0x555568b75af0_0 .net "Cout", 0 0, L_0x555569183640;  alias, 1 drivers
v0x555568b75bb0_0 .net "Sum", 0 0, L_0x5555691832f0;  1 drivers
v0x555568b72f30_0 .net *"_ivl_0", 0 0, L_0x555569183280;  1 drivers
v0x555568b73010_0 .net *"_ivl_4", 0 0, L_0x5555691833b0;  1 drivers
v0x555568b760e0_0 .net *"_ivl_6", 0 0, L_0x5555691834c0;  1 drivers
v0x555568b761c0_0 .net *"_ivl_8", 0 0, L_0x555569183530;  1 drivers
S_0x555568b71a30 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555568bdab20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568b4f770_0 .net "A", 3 0, L_0x555569186270;  1 drivers
v0x555568b4f870_0 .net "B", 3 0, L_0x555569186310;  1 drivers
v0x555568b4bef0_0 .net "Cin", 0 0, L_0x555569186440;  1 drivers
v0x555568b4bf90_0 .net "Cout", 0 0, L_0x555569185b50;  1 drivers
v0x555568b4cf20_0 .net "Sum", 3 0, L_0x5555691861d0;  1 drivers
v0x555568b4cfc0_0 .net "carry", 2 0, L_0x555569185650;  1 drivers
L_0x5555691844a0 .part L_0x555569186270, 0, 1;
L_0x5555691845d0 .part L_0x555569186310, 0, 1;
L_0x555569184b30 .part L_0x555569186270, 1, 1;
L_0x555569184c60 .part L_0x555569186310, 1, 1;
L_0x555569184d90 .part L_0x555569185650, 0, 1;
L_0x555569185300 .part L_0x555569186270, 2, 1;
L_0x555569185430 .part L_0x555569186310, 2, 1;
L_0x555569185560 .part L_0x555569185650, 1, 1;
L_0x555569185650 .concat8 [ 1 1 1 0], L_0x555569184390, L_0x555569184a20, L_0x5555691851f0;
L_0x555569185cb0 .part L_0x555569186270, 3, 1;
L_0x555569185e70 .part L_0x555569186310, 3, 1;
L_0x555569186030 .part L_0x555569185650, 2, 1;
L_0x5555691861d0 .concat8 [ 1 1 1 1], L_0x555569184090, L_0x555569184770, L_0x555569184ea0, L_0x555569185800;
S_0x555568b6f1e0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568b71a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569184020 .functor XOR 1, L_0x5555691844a0, L_0x5555691845d0, C4<0>, C4<0>;
L_0x555569184090 .functor XOR 1, L_0x555569184020, L_0x555569186440, C4<0>, C4<0>;
L_0x555569184150 .functor AND 1, L_0x5555691844a0, L_0x5555691845d0, C4<1>, C4<1>;
L_0x555569184260 .functor XOR 1, L_0x5555691844a0, L_0x5555691845d0, C4<0>, C4<0>;
L_0x5555691842d0 .functor AND 1, L_0x555569186440, L_0x555569184260, C4<1>, C4<1>;
L_0x555569184390 .functor OR 1, L_0x555569184150, L_0x5555691842d0, C4<0>, C4<0>;
v0x555568b6a560_0 .net "A", 0 0, L_0x5555691844a0;  1 drivers
v0x555568b678f0_0 .net "B", 0 0, L_0x5555691845d0;  1 drivers
v0x555568b679b0_0 .net "Cin", 0 0, L_0x555569186440;  alias, 1 drivers
v0x555568b6aaa0_0 .net "Cout", 0 0, L_0x555569184390;  1 drivers
v0x555568b6ab40_0 .net "Sum", 0 0, L_0x555569184090;  1 drivers
v0x555568b6b990_0 .net *"_ivl_0", 0 0, L_0x555569184020;  1 drivers
v0x555568b6ba70_0 .net *"_ivl_4", 0 0, L_0x555569184150;  1 drivers
v0x555568b67f80_0 .net *"_ivl_6", 0 0, L_0x555569184260;  1 drivers
v0x555568b68060_0 .net *"_ivl_8", 0 0, L_0x5555691842d0;  1 drivers
S_0x555568b653c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568b71a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569184700 .functor XOR 1, L_0x555569184b30, L_0x555569184c60, C4<0>, C4<0>;
L_0x555569184770 .functor XOR 1, L_0x555569184700, L_0x555569184d90, C4<0>, C4<0>;
L_0x5555691847e0 .functor AND 1, L_0x555569184b30, L_0x555569184c60, C4<1>, C4<1>;
L_0x5555691848a0 .functor XOR 1, L_0x555569184b30, L_0x555569184c60, C4<0>, C4<0>;
L_0x555569184910 .functor AND 1, L_0x555569184d90, L_0x5555691848a0, C4<1>, C4<1>;
L_0x555569184a20 .functor OR 1, L_0x5555691847e0, L_0x555569184910, C4<0>, C4<0>;
v0x555568b664a0_0 .net "A", 0 0, L_0x555569184b30;  1 drivers
v0x555568b62b70_0 .net "B", 0 0, L_0x555569184c60;  1 drivers
v0x555568b62c30_0 .net "Cin", 0 0, L_0x555569184d90;  1 drivers
v0x555568b63ba0_0 .net "Cout", 0 0, L_0x555569184a20;  1 drivers
v0x555568b63c60_0 .net "Sum", 0 0, L_0x555569184770;  1 drivers
v0x555568b5ee70_0 .net *"_ivl_0", 0 0, L_0x555569184700;  1 drivers
v0x555568b5ef50_0 .net *"_ivl_4", 0 0, L_0x5555691847e0;  1 drivers
v0x555568b5c2b0_0 .net *"_ivl_6", 0 0, L_0x5555691848a0;  1 drivers
v0x555568b5c390_0 .net *"_ivl_8", 0 0, L_0x555569184910;  1 drivers
S_0x555568b60350 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568b71a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569184e30 .functor XOR 1, L_0x555569185300, L_0x555569185430, C4<0>, C4<0>;
L_0x555569184ea0 .functor XOR 1, L_0x555569184e30, L_0x555569185560, C4<0>, C4<0>;
L_0x555569184f60 .functor AND 1, L_0x555569185300, L_0x555569185430, C4<1>, C4<1>;
L_0x555569185070 .functor XOR 1, L_0x555569185300, L_0x555569185430, C4<0>, C4<0>;
L_0x5555691850e0 .functor AND 1, L_0x555569185560, L_0x555569185070, C4<1>, C4<1>;
L_0x5555691851f0 .functor OR 1, L_0x555569184f60, L_0x5555691850e0, C4<0>, C4<0>;
v0x555568b5c9f0_0 .net "A", 0 0, L_0x555569185300;  1 drivers
v0x555568b5d970_0 .net "B", 0 0, L_0x555569185430;  1 drivers
v0x555568b5da30_0 .net "Cin", 0 0, L_0x555569185560;  1 drivers
v0x555568b59d80_0 .net "Cout", 0 0, L_0x5555691851f0;  1 drivers
v0x555568b59e40_0 .net "Sum", 0 0, L_0x555569184ea0;  1 drivers
v0x555568b5adb0_0 .net *"_ivl_0", 0 0, L_0x555569184e30;  1 drivers
v0x555568b5ae90_0 .net *"_ivl_4", 0 0, L_0x555569184f60;  1 drivers
v0x555568b57530_0 .net *"_ivl_6", 0 0, L_0x555569185070;  1 drivers
v0x555568b57610_0 .net *"_ivl_8", 0 0, L_0x5555691850e0;  1 drivers
S_0x555568b53830 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568b71a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569185790 .functor XOR 1, L_0x555569185cb0, L_0x555569185e70, C4<0>, C4<0>;
L_0x555569185800 .functor XOR 1, L_0x555569185790, L_0x555569186030, C4<0>, C4<0>;
L_0x5555691858c0 .functor AND 1, L_0x555569185cb0, L_0x555569185e70, C4<1>, C4<1>;
L_0x5555691859d0 .functor XOR 1, L_0x555569185cb0, L_0x555569185e70, C4<0>, C4<0>;
L_0x555569185a40 .functor AND 1, L_0x555569186030, L_0x5555691859d0, C4<1>, C4<1>;
L_0x555569185b50 .functor OR 1, L_0x5555691858c0, L_0x555569185a40, C4<0>, C4<0>;
v0x555568b50d20_0 .net "A", 0 0, L_0x555569185cb0;  1 drivers
v0x555568b53e20_0 .net "B", 0 0, L_0x555569185e70;  1 drivers
v0x555568b53ee0_0 .net "Cin", 0 0, L_0x555569186030;  1 drivers
v0x555568b54d10_0 .net "Cout", 0 0, L_0x555569185b50;  alias, 1 drivers
v0x555568b54dd0_0 .net "Sum", 0 0, L_0x555569185800;  1 drivers
v0x555568b51300_0 .net *"_ivl_0", 0 0, L_0x555569185790;  1 drivers
v0x555568b513e0_0 .net *"_ivl_4", 0 0, L_0x5555691858c0;  1 drivers
v0x555568b52330_0 .net *"_ivl_6", 0 0, L_0x5555691859d0;  1 drivers
v0x555568b52410_0 .net *"_ivl_8", 0 0, L_0x555569185a40;  1 drivers
S_0x555568b484d0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555568bdab20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ad7ef0_0 .net "A", 3 0, L_0x5555691887e0;  1 drivers
v0x555568ad7ff0_0 .net "B", 3 0, L_0x5555691888f0;  1 drivers
v0x555568ad8de0_0 .net "Cin", 0 0, L_0x555569188990;  1 drivers
v0x555568ad8e80_0 .net "Cout", 0 0, L_0x555569188060;  1 drivers
v0x555568ad53d0_0 .net "Sum", 3 0, L_0x555569188740;  1 drivers
v0x555568ad5470_0 .net "carry", 2 0, L_0x555569187b60;  1 drivers
L_0x5555691868f0 .part L_0x5555691887e0, 0, 1;
L_0x555569186a20 .part L_0x5555691888f0, 0, 1;
L_0x555569186fc0 .part L_0x5555691887e0, 1, 1;
L_0x5555691870f0 .part L_0x5555691888f0, 1, 1;
L_0x555569187220 .part L_0x555569187b60, 0, 1;
L_0x5555691877d0 .part L_0x5555691887e0, 2, 1;
L_0x555569187940 .part L_0x5555691888f0, 2, 1;
L_0x555569187a70 .part L_0x555569187b60, 1, 1;
L_0x555569187b60 .concat8 [ 1 1 1 0], L_0x5555691867a0, L_0x555569186e70, L_0x555569187680;
L_0x5555691881c0 .part L_0x5555691887e0, 3, 1;
L_0x5555691883e0 .part L_0x5555691888f0, 3, 1;
L_0x5555691885a0 .part L_0x555569187b60, 2, 1;
L_0x555569188740 .concat8 [ 1 1 1 1], L_0x5555691865e0, L_0x555569186bc0, L_0x555569187330, L_0x555569187d10;
S_0x555568b48ac0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568b484d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569186570 .functor XOR 1, L_0x5555691868f0, L_0x555569186a20, C4<0>, C4<0>;
L_0x5555691865e0 .functor XOR 1, L_0x555569186570, L_0x555569188990, C4<0>, C4<0>;
L_0x555569186650 .functor AND 1, L_0x5555691868f0, L_0x555569186a20, C4<1>, C4<1>;
L_0x5555691866c0 .functor XOR 1, L_0x5555691868f0, L_0x555569186a20, C4<0>, C4<0>;
L_0x555569186730 .functor AND 1, L_0x555569188990, L_0x5555691866c0, C4<1>, C4<1>;
L_0x5555691867a0 .functor OR 1, L_0x555569186650, L_0x555569186730, C4<0>, C4<0>;
v0x555568b499b0_0 .net "A", 0 0, L_0x5555691868f0;  1 drivers
v0x555568b49a50_0 .net "B", 0 0, L_0x555569186a20;  1 drivers
v0x555568b45fa0_0 .net "Cin", 0 0, L_0x555569188990;  alias, 1 drivers
v0x555568b46070_0 .net "Cout", 0 0, L_0x5555691867a0;  1 drivers
v0x555568b46fd0_0 .net "Sum", 0 0, L_0x5555691865e0;  1 drivers
v0x555568b470c0_0 .net *"_ivl_0", 0 0, L_0x555569186570;  1 drivers
v0x555568b433e0_0 .net *"_ivl_4", 0 0, L_0x555569186650;  1 drivers
v0x555568b434a0_0 .net *"_ivl_6", 0 0, L_0x5555691866c0;  1 drivers
v0x555568b44410_0 .net *"_ivl_8", 0 0, L_0x555569186730;  1 drivers
S_0x555568b40f10 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568b484d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569186b50 .functor XOR 1, L_0x555569186fc0, L_0x5555691870f0, C4<0>, C4<0>;
L_0x555569186bc0 .functor XOR 1, L_0x555569186b50, L_0x555569187220, C4<0>, C4<0>;
L_0x555569186c30 .functor AND 1, L_0x555569186fc0, L_0x5555691870f0, C4<1>, C4<1>;
L_0x555569186cf0 .functor XOR 1, L_0x555569186fc0, L_0x5555691870f0, C4<0>, C4<0>;
L_0x555569186d60 .functor AND 1, L_0x555569187220, L_0x555569186cf0, C4<1>, C4<1>;
L_0x555569186e70 .functor OR 1, L_0x555569186c30, L_0x555569186d60, C4<0>, C4<0>;
v0x555568b41d70_0 .net "A", 0 0, L_0x555569186fc0;  1 drivers
v0x555568bf96e0_0 .net "B", 0 0, L_0x5555691870f0;  1 drivers
v0x555568bf97a0_0 .net "Cin", 0 0, L_0x555569187220;  1 drivers
v0x555568bfec60_0 .net "Cout", 0 0, L_0x555569186e70;  1 drivers
v0x555568bfed00_0 .net "Sum", 0 0, L_0x555569186bc0;  1 drivers
v0x555568bfd6c0_0 .net *"_ivl_0", 0 0, L_0x555569186b50;  1 drivers
v0x555568bfd7a0_0 .net *"_ivl_4", 0 0, L_0x555569186c30;  1 drivers
v0x555568bfc160_0 .net *"_ivl_6", 0 0, L_0x555569186cf0;  1 drivers
v0x555568bfc240_0 .net *"_ivl_8", 0 0, L_0x555569186d60;  1 drivers
S_0x555568a96340 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568b484d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691872c0 .functor XOR 1, L_0x5555691877d0, L_0x555569187940, C4<0>, C4<0>;
L_0x555569187330 .functor XOR 1, L_0x5555691872c0, L_0x555569187a70, C4<0>, C4<0>;
L_0x5555691873f0 .functor AND 1, L_0x5555691877d0, L_0x555569187940, C4<1>, C4<1>;
L_0x555569187500 .functor XOR 1, L_0x5555691877d0, L_0x555569187940, C4<0>, C4<0>;
L_0x555569187570 .functor AND 1, L_0x555569187a70, L_0x555569187500, C4<1>, C4<1>;
L_0x555569187680 .functor OR 1, L_0x5555691873f0, L_0x555569187570, C4<0>, C4<0>;
v0x555568adcff0_0 .net "A", 0 0, L_0x5555691877d0;  1 drivers
v0x555568ae2940_0 .net "B", 0 0, L_0x555569187940;  1 drivers
v0x555568ae29e0_0 .net "Cin", 0 0, L_0x555569187a70;  1 drivers
v0x555568adfd80_0 .net "Cout", 0 0, L_0x555569187680;  1 drivers
v0x555568adfe40_0 .net "Sum", 0 0, L_0x555569187330;  1 drivers
v0x555568ae2f30_0 .net *"_ivl_0", 0 0, L_0x5555691872c0;  1 drivers
v0x555568ae2ff0_0 .net *"_ivl_4", 0 0, L_0x5555691873f0;  1 drivers
v0x555568ae3e20_0 .net *"_ivl_6", 0 0, L_0x555569187500;  1 drivers
v0x555568ae3f00_0 .net *"_ivl_8", 0 0, L_0x555569187570;  1 drivers
S_0x555568ae1440 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568b484d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569187ca0 .functor XOR 1, L_0x5555691881c0, L_0x5555691883e0, C4<0>, C4<0>;
L_0x555569187d10 .functor XOR 1, L_0x555569187ca0, L_0x5555691885a0, C4<0>, C4<0>;
L_0x555569187dd0 .functor AND 1, L_0x5555691881c0, L_0x5555691883e0, C4<1>, C4<1>;
L_0x555569187ee0 .functor XOR 1, L_0x5555691881c0, L_0x5555691883e0, C4<0>, C4<0>;
L_0x555569187f50 .functor AND 1, L_0x5555691885a0, L_0x555569187ee0, C4<1>, C4<1>;
L_0x555569188060 .functor OR 1, L_0x555569187dd0, L_0x555569187f50, C4<0>, C4<0>;
v0x555568add9a0_0 .net "A", 0 0, L_0x5555691881c0;  1 drivers
v0x555568ade920_0 .net "B", 0 0, L_0x5555691883e0;  1 drivers
v0x555568ade9e0_0 .net "Cin", 0 0, L_0x5555691885a0;  1 drivers
v0x555568adb560_0 .net "Cout", 0 0, L_0x555569188060;  alias, 1 drivers
v0x555568adb620_0 .net "Sum", 0 0, L_0x555569187d10;  1 drivers
v0x555568adc310_0 .net *"_ivl_0", 0 0, L_0x555569187ca0;  1 drivers
v0x555568adc3f0_0 .net *"_ivl_4", 0 0, L_0x555569187dd0;  1 drivers
v0x555568ad7900_0 .net *"_ivl_6", 0 0, L_0x555569187ee0;  1 drivers
v0x555568ad79e0_0 .net *"_ivl_8", 0 0, L_0x555569187f50;  1 drivers
S_0x555568ad6400 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555568bdab20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568ab3110_0 .net "A", 3 0, L_0x55556918adc0;  1 drivers
v0x555568ab3210_0 .net "B", 3 0, L_0x55556918ae60;  1 drivers
v0x555568ab4140_0 .net "Cin", 0 0, L_0x55556918af90;  1 drivers
v0x555568ab41e0_0 .net "Cout", 0 0, L_0x55556918a6a0;  1 drivers
v0x555568ab0550_0 .net "Sum", 3 0, L_0x55556918ad20;  1 drivers
v0x555568ab05f0_0 .net "carry", 2 0, L_0x55556918a1a0;  1 drivers
L_0x555569188f30 .part L_0x55556918adc0, 0, 1;
L_0x555569189060 .part L_0x55556918ae60, 0, 1;
L_0x555569189600 .part L_0x55556918adc0, 1, 1;
L_0x555569189730 .part L_0x55556918ae60, 1, 1;
L_0x555569189860 .part L_0x55556918a1a0, 0, 1;
L_0x555569189e10 .part L_0x55556918adc0, 2, 1;
L_0x555569189f80 .part L_0x55556918ae60, 2, 1;
L_0x55556918a0b0 .part L_0x55556918a1a0, 1, 1;
L_0x55556918a1a0 .concat8 [ 1 1 1 0], L_0x555569188de0, L_0x5555691894b0, L_0x555569189cc0;
L_0x55556918a800 .part L_0x55556918adc0, 3, 1;
L_0x55556918a9c0 .part L_0x55556918ae60, 3, 1;
L_0x55556918ab80 .part L_0x55556918a1a0, 2, 1;
L_0x55556918ad20 .concat8 [ 1 1 1 1], L_0x555569188bd0, L_0x555569189200, L_0x555569189970, L_0x55556918a350;
S_0x555568ad3840 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568ad6400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569188880 .functor XOR 1, L_0x555569188f30, L_0x555569189060, C4<0>, C4<0>;
L_0x555569188bd0 .functor XOR 1, L_0x555569188880, L_0x55556918af90, C4<0>, C4<0>;
L_0x555569188c40 .functor AND 1, L_0x555569188f30, L_0x555569189060, C4<1>, C4<1>;
L_0x555569188cb0 .functor XOR 1, L_0x555569188f30, L_0x555569189060, C4<0>, C4<0>;
L_0x555569188d20 .functor AND 1, L_0x55556918af90, L_0x555569188cb0, C4<1>, C4<1>;
L_0x555569188de0 .functor OR 1, L_0x555569188c40, L_0x555569188d20, C4<0>, C4<0>;
v0x555568acffc0_0 .net "A", 0 0, L_0x555569188f30;  1 drivers
v0x555568ad0060_0 .net "B", 0 0, L_0x555569189060;  1 drivers
v0x555568ad0ff0_0 .net "Cin", 0 0, L_0x55556918af90;  alias, 1 drivers
v0x555568ad10c0_0 .net "Cout", 0 0, L_0x555569188de0;  1 drivers
v0x555568acc2c0_0 .net "Sum", 0 0, L_0x555569188bd0;  1 drivers
v0x555568acc360_0 .net *"_ivl_0", 0 0, L_0x555569188880;  1 drivers
v0x555568ac9700_0 .net *"_ivl_4", 0 0, L_0x555569188c40;  1 drivers
v0x555568ac97e0_0 .net *"_ivl_6", 0 0, L_0x555569188cb0;  1 drivers
v0x555568acc8b0_0 .net *"_ivl_8", 0 0, L_0x555569188d20;  1 drivers
S_0x555568acd7a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568ad6400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569189190 .functor XOR 1, L_0x555569189600, L_0x555569189730, C4<0>, C4<0>;
L_0x555569189200 .functor XOR 1, L_0x555569189190, L_0x555569189860, C4<0>, C4<0>;
L_0x555569189270 .functor AND 1, L_0x555569189600, L_0x555569189730, C4<1>, C4<1>;
L_0x555569189330 .functor XOR 1, L_0x555569189600, L_0x555569189730, C4<0>, C4<0>;
L_0x5555691893a0 .functor AND 1, L_0x555569189860, L_0x555569189330, C4<1>, C4<1>;
L_0x5555691894b0 .functor OR 1, L_0x555569189270, L_0x5555691893a0, C4<0>, C4<0>;
v0x555568ac9e70_0 .net "A", 0 0, L_0x555569189600;  1 drivers
v0x555568acadc0_0 .net "B", 0 0, L_0x555569189730;  1 drivers
v0x555568acae80_0 .net "Cin", 0 0, L_0x555569189860;  1 drivers
v0x555568ac71d0_0 .net "Cout", 0 0, L_0x5555691894b0;  1 drivers
v0x555568ac7270_0 .net "Sum", 0 0, L_0x555569189200;  1 drivers
v0x555568ac8200_0 .net *"_ivl_0", 0 0, L_0x555569189190;  1 drivers
v0x555568ac82e0_0 .net *"_ivl_4", 0 0, L_0x555569189270;  1 drivers
v0x555568ac49a0_0 .net *"_ivl_6", 0 0, L_0x555569189330;  1 drivers
v0x555568ac4a80_0 .net *"_ivl_8", 0 0, L_0x5555691893a0;  1 drivers
S_0x555568ac0c80 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568ad6400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569189900 .functor XOR 1, L_0x555569189e10, L_0x555569189f80, C4<0>, C4<0>;
L_0x555569189970 .functor XOR 1, L_0x555569189900, L_0x55556918a0b0, C4<0>, C4<0>;
L_0x555569189a30 .functor AND 1, L_0x555569189e10, L_0x555569189f80, C4<1>, C4<1>;
L_0x555569189b40 .functor XOR 1, L_0x555569189e10, L_0x555569189f80, C4<0>, C4<0>;
L_0x555569189bb0 .functor AND 1, L_0x55556918a0b0, L_0x555569189b40, C4<1>, C4<1>;
L_0x555569189cc0 .functor OR 1, L_0x555569189a30, L_0x555569189bb0, C4<0>, C4<0>;
v0x555568abe170_0 .net "A", 0 0, L_0x555569189e10;  1 drivers
v0x555568ac1270_0 .net "B", 0 0, L_0x555569189f80;  1 drivers
v0x555568ac1330_0 .net "Cin", 0 0, L_0x55556918a0b0;  1 drivers
v0x555568ac2160_0 .net "Cout", 0 0, L_0x555569189cc0;  1 drivers
v0x555568ac2200_0 .net "Sum", 0 0, L_0x555569189970;  1 drivers
v0x555568abe750_0 .net *"_ivl_0", 0 0, L_0x555569189900;  1 drivers
v0x555568abe830_0 .net *"_ivl_4", 0 0, L_0x555569189a30;  1 drivers
v0x555568abf780_0 .net *"_ivl_6", 0 0, L_0x555569189b40;  1 drivers
v0x555568abf860_0 .net *"_ivl_8", 0 0, L_0x555569189bb0;  1 drivers
S_0x555568abcbc0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568ad6400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556918a2e0 .functor XOR 1, L_0x55556918a800, L_0x55556918a9c0, C4<0>, C4<0>;
L_0x55556918a350 .functor XOR 1, L_0x55556918a2e0, L_0x55556918ab80, C4<0>, C4<0>;
L_0x55556918a410 .functor AND 1, L_0x55556918a800, L_0x55556918a9c0, C4<1>, C4<1>;
L_0x55556918a520 .functor XOR 1, L_0x55556918a800, L_0x55556918a9c0, C4<0>, C4<0>;
L_0x55556918a590 .functor AND 1, L_0x55556918ab80, L_0x55556918a520, C4<1>, C4<1>;
L_0x55556918a6a0 .functor OR 1, L_0x55556918a410, L_0x55556918a590, C4<0>, C4<0>;
v0x555568ab9440_0 .net "A", 0 0, L_0x55556918a800;  1 drivers
v0x555568aba370_0 .net "B", 0 0, L_0x55556918a9c0;  1 drivers
v0x555568aba410_0 .net "Cin", 0 0, L_0x55556918ab80;  1 drivers
v0x555568ab5640_0 .net "Cout", 0 0, L_0x55556918a6a0;  alias, 1 drivers
v0x555568ab5700_0 .net "Sum", 0 0, L_0x55556918a350;  1 drivers
v0x555568ab2a80_0 .net *"_ivl_0", 0 0, L_0x55556918a2e0;  1 drivers
v0x555568ab2b60_0 .net *"_ivl_4", 0 0, L_0x55556918a410;  1 drivers
v0x555568ab5c30_0 .net *"_ivl_6", 0 0, L_0x55556918a520;  1 drivers
v0x555568ab5d10_0 .net *"_ivl_8", 0 0, L_0x55556918a590;  1 drivers
S_0x555568ab1580 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555568bdab20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568a8f5a0_0 .net "A", 3 0, L_0x55556918d370;  1 drivers
v0x555568a8f6a0_0 .net "B", 3 0, L_0x55556918d4b0;  1 drivers
v0x555568a8bc50_0 .net "Cin", 0 0, L_0x55556918d550;  1 drivers
v0x555568a8bd20_0 .net "Cout", 0 0, L_0x55556918cc50;  1 drivers
v0x555568a8cc80_0 .net "Sum", 3 0, L_0x55556918d2d0;  1 drivers
v0x555568a8cd20_0 .net "carry", 2 0, L_0x55556918c750;  1 drivers
L_0x55556918b4e0 .part L_0x55556918d370, 0, 1;
L_0x55556918b610 .part L_0x55556918d4b0, 0, 1;
L_0x55556918bbb0 .part L_0x55556918d370, 1, 1;
L_0x55556918bce0 .part L_0x55556918d4b0, 1, 1;
L_0x55556918be10 .part L_0x55556918c750, 0, 1;
L_0x55556918c3c0 .part L_0x55556918d370, 2, 1;
L_0x55556918c530 .part L_0x55556918d4b0, 2, 1;
L_0x55556918c660 .part L_0x55556918c750, 1, 1;
L_0x55556918c750 .concat8 [ 1 1 1 0], L_0x55556918b390, L_0x55556918ba60, L_0x55556918c270;
L_0x55556918cdb0 .part L_0x55556918d370, 3, 1;
L_0x55556918cf70 .part L_0x55556918d4b0, 3, 1;
L_0x55556918d130 .part L_0x55556918c750, 2, 1;
L_0x55556918d2d0 .concat8 [ 1 1 1 1], L_0x55556918b130, L_0x55556918b7b0, L_0x55556918bf20, L_0x55556918c900;
S_0x555568aaed30 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555568ab1580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556918b0c0 .functor XOR 1, L_0x55556918b4e0, L_0x55556918b610, C4<0>, C4<0>;
L_0x55556918b130 .functor XOR 1, L_0x55556918b0c0, L_0x55556918d550, C4<0>, C4<0>;
L_0x55556918b1a0 .functor AND 1, L_0x55556918b4e0, L_0x55556918b610, C4<1>, C4<1>;
L_0x55556918b260 .functor XOR 1, L_0x55556918b4e0, L_0x55556918b610, C4<0>, C4<0>;
L_0x55556918b2d0 .functor AND 1, L_0x55556918d550, L_0x55556918b260, C4<1>, C4<1>;
L_0x55556918b390 .functor OR 1, L_0x55556918b1a0, L_0x55556918b2d0, C4<0>, C4<0>;
v0x555568aaa0b0_0 .net "A", 0 0, L_0x55556918b4e0;  1 drivers
v0x555568aa7440_0 .net "B", 0 0, L_0x55556918b610;  1 drivers
v0x555568aa7500_0 .net "Cin", 0 0, L_0x55556918d550;  alias, 1 drivers
v0x555568aaa5f0_0 .net "Cout", 0 0, L_0x55556918b390;  1 drivers
v0x555568aaa6b0_0 .net "Sum", 0 0, L_0x55556918b130;  1 drivers
v0x555568aab4e0_0 .net *"_ivl_0", 0 0, L_0x55556918b0c0;  1 drivers
v0x555568aab5c0_0 .net *"_ivl_4", 0 0, L_0x55556918b1a0;  1 drivers
v0x555568aa7ad0_0 .net *"_ivl_6", 0 0, L_0x55556918b260;  1 drivers
v0x555568aa7bb0_0 .net *"_ivl_8", 0 0, L_0x55556918b2d0;  1 drivers
S_0x555568aa4f10 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555568ab1580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556918b740 .functor XOR 1, L_0x55556918bbb0, L_0x55556918bce0, C4<0>, C4<0>;
L_0x55556918b7b0 .functor XOR 1, L_0x55556918b740, L_0x55556918be10, C4<0>, C4<0>;
L_0x55556918b820 .functor AND 1, L_0x55556918bbb0, L_0x55556918bce0, C4<1>, C4<1>;
L_0x55556918b8e0 .functor XOR 1, L_0x55556918bbb0, L_0x55556918bce0, C4<0>, C4<0>;
L_0x55556918b950 .functor AND 1, L_0x55556918be10, L_0x55556918b8e0, C4<1>, C4<1>;
L_0x55556918ba60 .functor OR 1, L_0x55556918b820, L_0x55556918b950, C4<0>, C4<0>;
v0x555568aa5ff0_0 .net "A", 0 0, L_0x55556918bbb0;  1 drivers
v0x555568aa26c0_0 .net "B", 0 0, L_0x55556918bce0;  1 drivers
v0x555568aa2780_0 .net "Cin", 0 0, L_0x55556918be10;  1 drivers
v0x555568aa36f0_0 .net "Cout", 0 0, L_0x55556918ba60;  1 drivers
v0x555568aa37b0_0 .net "Sum", 0 0, L_0x55556918b7b0;  1 drivers
v0x555568a9e9c0_0 .net *"_ivl_0", 0 0, L_0x55556918b740;  1 drivers
v0x555568a9eaa0_0 .net *"_ivl_4", 0 0, L_0x55556918b820;  1 drivers
v0x555568a9be00_0 .net *"_ivl_6", 0 0, L_0x55556918b8e0;  1 drivers
v0x555568a9bee0_0 .net *"_ivl_8", 0 0, L_0x55556918b950;  1 drivers
S_0x555568a9fea0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555568ab1580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556918beb0 .functor XOR 1, L_0x55556918c3c0, L_0x55556918c530, C4<0>, C4<0>;
L_0x55556918bf20 .functor XOR 1, L_0x55556918beb0, L_0x55556918c660, C4<0>, C4<0>;
L_0x55556918bfe0 .functor AND 1, L_0x55556918c3c0, L_0x55556918c530, C4<1>, C4<1>;
L_0x55556918c0f0 .functor XOR 1, L_0x55556918c3c0, L_0x55556918c530, C4<0>, C4<0>;
L_0x55556918c160 .functor AND 1, L_0x55556918c660, L_0x55556918c0f0, C4<1>, C4<1>;
L_0x55556918c270 .functor OR 1, L_0x55556918bfe0, L_0x55556918c160, C4<0>, C4<0>;
v0x555568a9c540_0 .net "A", 0 0, L_0x55556918c3c0;  1 drivers
v0x555568a9d4c0_0 .net "B", 0 0, L_0x55556918c530;  1 drivers
v0x555568a9d580_0 .net "Cin", 0 0, L_0x55556918c660;  1 drivers
v0x555568a998d0_0 .net "Cout", 0 0, L_0x55556918c270;  1 drivers
v0x555568a99990_0 .net "Sum", 0 0, L_0x55556918bf20;  1 drivers
v0x555568a9a900_0 .net *"_ivl_0", 0 0, L_0x55556918beb0;  1 drivers
v0x555568a9a9e0_0 .net *"_ivl_4", 0 0, L_0x55556918bfe0;  1 drivers
v0x555568a97080_0 .net *"_ivl_6", 0 0, L_0x55556918c0f0;  1 drivers
v0x555568a97160_0 .net *"_ivl_8", 0 0, L_0x55556918c160;  1 drivers
S_0x555568a93660 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555568ab1580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556918c890 .functor XOR 1, L_0x55556918cdb0, L_0x55556918cf70, C4<0>, C4<0>;
L_0x55556918c900 .functor XOR 1, L_0x55556918c890, L_0x55556918d130, C4<0>, C4<0>;
L_0x55556918c9c0 .functor AND 1, L_0x55556918cdb0, L_0x55556918cf70, C4<1>, C4<1>;
L_0x55556918cad0 .functor XOR 1, L_0x55556918cdb0, L_0x55556918cf70, C4<0>, C4<0>;
L_0x55556918cb40 .functor AND 1, L_0x55556918d130, L_0x55556918cad0, C4<1>, C4<1>;
L_0x55556918cc50 .functor OR 1, L_0x55556918c9c0, L_0x55556918cb40, C4<0>, C4<0>;
v0x555568a90b50_0 .net "A", 0 0, L_0x55556918cdb0;  1 drivers
v0x555568a93c50_0 .net "B", 0 0, L_0x55556918cf70;  1 drivers
v0x555568a93d10_0 .net "Cin", 0 0, L_0x55556918d130;  1 drivers
v0x555568a94b40_0 .net "Cout", 0 0, L_0x55556918cc50;  alias, 1 drivers
v0x555568a94c00_0 .net "Sum", 0 0, L_0x55556918c900;  1 drivers
v0x555568a91130_0 .net *"_ivl_0", 0 0, L_0x55556918c890;  1 drivers
v0x555568a91210_0 .net *"_ivl_4", 0 0, L_0x55556918c9c0;  1 drivers
v0x555568a92160_0 .net *"_ivl_6", 0 0, L_0x55556918cad0;  1 drivers
v0x555568a92240_0 .net *"_ivl_8", 0 0, L_0x55556918cb40;  1 drivers
S_0x5555688e5640 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555568bdab20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555568dc16c0_0 .net "A", 3 0, L_0x55556918f910;  1 drivers
v0x555568dc17c0_0 .net "B", 3 0, L_0x55556918d5f0;  1 drivers
v0x555568db6080_0 .net "Cin", 0 0, L_0x55556918fb80;  1 drivers
v0x555568db6150_0 .net "Cout", 0 0, L_0x55556918f240;  alias, 1 drivers
v0x555568daaa40_0 .net "Sum", 3 0, L_0x55556918f870;  1 drivers
v0x555568daaae0_0 .net "carry", 2 0, L_0x55556918ed40;  1 drivers
L_0x55556918dad0 .part L_0x55556918f910, 0, 1;
L_0x55556918dc00 .part L_0x55556918d5f0, 0, 1;
L_0x55556918e1a0 .part L_0x55556918f910, 1, 1;
L_0x55556918e2d0 .part L_0x55556918d5f0, 1, 1;
L_0x55556918e400 .part L_0x55556918ed40, 0, 1;
L_0x55556918e9b0 .part L_0x55556918f910, 2, 1;
L_0x55556918eb20 .part L_0x55556918d5f0, 2, 1;
L_0x55556918ec50 .part L_0x55556918ed40, 1, 1;
L_0x55556918ed40 .concat8 [ 1 1 1 0], L_0x55556918d9c0, L_0x55556918e050, L_0x55556918e860;
L_0x55556918f350 .part L_0x55556918f910, 3, 1;
L_0x55556918f510 .part L_0x55556918d5f0, 3, 1;
L_0x55556918f6d0 .part L_0x55556918ed40, 2, 1;
L_0x55556918f870 .concat8 [ 1 1 1 1], L_0x55556918d710, L_0x55556918dda0, L_0x55556918e510, L_0x55556918eef0;
S_0x5555688cd400 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x5555688e5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556918d6a0 .functor XOR 1, L_0x55556918dad0, L_0x55556918dc00, C4<0>, C4<0>;
L_0x55556918d710 .functor XOR 1, L_0x55556918d6a0, L_0x55556918fb80, C4<0>, C4<0>;
L_0x55556918d780 .functor AND 1, L_0x55556918dad0, L_0x55556918dc00, C4<1>, C4<1>;
L_0x55556918d890 .functor XOR 1, L_0x55556918dad0, L_0x55556918dc00, C4<0>, C4<0>;
L_0x55556918d900 .functor AND 1, L_0x55556918fb80, L_0x55556918d890, C4<1>, C4<1>;
L_0x55556918d9c0 .functor OR 1, L_0x55556918d780, L_0x55556918d900, C4<0>, C4<0>;
v0x5555688cba20_0 .net "A", 0 0, L_0x55556918dad0;  1 drivers
v0x555568fb7460_0 .net "B", 0 0, L_0x55556918dc00;  1 drivers
v0x555568fb7520_0 .net "Cin", 0 0, L_0x55556918fb80;  alias, 1 drivers
v0x555568fb6580_0 .net "Cout", 0 0, L_0x55556918d9c0;  1 drivers
v0x555568fb6640_0 .net "Sum", 0 0, L_0x55556918d710;  1 drivers
v0x555568fb5e00_0 .net *"_ivl_0", 0 0, L_0x55556918d6a0;  1 drivers
v0x555568fb5ee0_0 .net *"_ivl_4", 0 0, L_0x55556918d780;  1 drivers
v0x555568f8d760_0 .net *"_ivl_6", 0 0, L_0x55556918d890;  1 drivers
v0x555568f8d840_0 .net *"_ivl_8", 0 0, L_0x55556918d900;  1 drivers
S_0x555568f94220 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x5555688e5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556918dd30 .functor XOR 1, L_0x55556918e1a0, L_0x55556918e2d0, C4<0>, C4<0>;
L_0x55556918dda0 .functor XOR 1, L_0x55556918dd30, L_0x55556918e400, C4<0>, C4<0>;
L_0x55556918de10 .functor AND 1, L_0x55556918e1a0, L_0x55556918e2d0, C4<1>, C4<1>;
L_0x55556918ded0 .functor XOR 1, L_0x55556918e1a0, L_0x55556918e2d0, C4<0>, C4<0>;
L_0x55556918df40 .functor AND 1, L_0x55556918e400, L_0x55556918ded0, C4<1>, C4<1>;
L_0x55556918e050 .functor OR 1, L_0x55556918de10, L_0x55556918df40, C4<0>, C4<0>;
v0x555568f91450_0 .net "A", 0 0, L_0x55556918e1a0;  1 drivers
v0x555568f90f60_0 .net "B", 0 0, L_0x55556918e2d0;  1 drivers
v0x555568f91020_0 .net "Cin", 0 0, L_0x55556918e400;  1 drivers
v0x555568cbebe0_0 .net "Cout", 0 0, L_0x55556918e050;  1 drivers
v0x555568cbeca0_0 .net "Sum", 0 0, L_0x55556918dda0;  1 drivers
v0x555568cb3ba0_0 .net *"_ivl_0", 0 0, L_0x55556918dd30;  1 drivers
v0x555568cb3c80_0 .net *"_ivl_4", 0 0, L_0x55556918de10;  1 drivers
v0x555568ca8560_0 .net *"_ivl_6", 0 0, L_0x55556918ded0;  1 drivers
v0x555568ca8620_0 .net *"_ivl_8", 0 0, L_0x55556918df40;  1 drivers
S_0x555568c918e0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x5555688e5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556918e4a0 .functor XOR 1, L_0x55556918e9b0, L_0x55556918eb20, C4<0>, C4<0>;
L_0x55556918e510 .functor XOR 1, L_0x55556918e4a0, L_0x55556918ec50, C4<0>, C4<0>;
L_0x55556918e5d0 .functor AND 1, L_0x55556918e9b0, L_0x55556918eb20, C4<1>, C4<1>;
L_0x55556918e6e0 .functor XOR 1, L_0x55556918e9b0, L_0x55556918eb20, C4<0>, C4<0>;
L_0x55556918e750 .functor AND 1, L_0x55556918ec50, L_0x55556918e6e0, C4<1>, C4<1>;
L_0x55556918e860 .functor OR 1, L_0x55556918e5d0, L_0x55556918e750, C4<0>, C4<0>;
v0x555568c86350_0 .net "A", 0 0, L_0x55556918e9b0;  1 drivers
v0x555568c7ac60_0 .net "B", 0 0, L_0x55556918eb20;  1 drivers
v0x555568c7ad20_0 .net "Cin", 0 0, L_0x55556918ec50;  1 drivers
v0x555568dec770_0 .net "Cout", 0 0, L_0x55556918e860;  1 drivers
v0x555568dec830_0 .net "Sum", 0 0, L_0x55556918e510;  1 drivers
v0x555568dec3a0_0 .net *"_ivl_0", 0 0, L_0x55556918e4a0;  1 drivers
v0x555568dec480_0 .net *"_ivl_4", 0 0, L_0x55556918e5d0;  1 drivers
v0x555568de9d90_0 .net *"_ivl_6", 0 0, L_0x55556918e6e0;  1 drivers
v0x555568de9e70_0 .net *"_ivl_8", 0 0, L_0x55556918e750;  1 drivers
S_0x555568de5fd0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x5555688e5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556918ee80 .functor XOR 1, L_0x55556918f350, L_0x55556918f510, C4<0>, C4<0>;
L_0x55556918eef0 .functor XOR 1, L_0x55556918ee80, L_0x55556918f6d0, C4<0>, C4<0>;
L_0x55556918efb0 .functor AND 1, L_0x55556918f350, L_0x55556918f510, C4<1>, C4<1>;
L_0x55556918f0c0 .functor XOR 1, L_0x55556918f350, L_0x55556918f510, C4<0>, C4<0>;
L_0x55556918f130 .functor AND 1, L_0x55556918f6d0, L_0x55556918f0c0, C4<1>, C4<1>;
L_0x55556918f240 .functor OR 1, L_0x55556918efb0, L_0x55556918f130, C4<0>, C4<0>;
v0x555568df4f80_0 .net "A", 0 0, L_0x55556918f350;  1 drivers
v0x555568df3290_0 .net "B", 0 0, L_0x55556918f510;  1 drivers
v0x555568df3350_0 .net "Cin", 0 0, L_0x55556918f6d0;  1 drivers
v0x555568df1330_0 .net "Cout", 0 0, L_0x55556918f240;  alias, 1 drivers
v0x555568df13f0_0 .net "Sum", 0 0, L_0x55556918eef0;  1 drivers
v0x555568dee3b0_0 .net *"_ivl_0", 0 0, L_0x55556918ee80;  1 drivers
v0x555568dee490_0 .net *"_ivl_4", 0 0, L_0x55556918efb0;  1 drivers
v0x555568dd8340_0 .net *"_ivl_6", 0 0, L_0x55556918f0c0;  1 drivers
v0x555568dd8420_0 .net *"_ivl_8", 0 0, L_0x55556918f130;  1 drivers
S_0x555568e14ab0 .scope module, "u_stage_id" "stage_id" 13 264, 24 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_pred_taken";
    .port_info 7 /INPUT 1 "i_wb_reg_write";
    .port_info 8 /INPUT 5 "i_wb_rd";
    .port_info 9 /INPUT 32 "i_wb_write_data";
    .port_info 10 /INPUT 2 "i_forward_a_sel";
    .port_info 11 /INPUT 2 "i_forward_b_sel";
    .port_info 12 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 13 /OUTPUT 32 "o_pc";
    .port_info 14 /OUTPUT 32 "o_rs1_val";
    .port_info 15 /OUTPUT 32 "o_rs2_val";
    .port_info 16 /OUTPUT 32 "o_imm";
    .port_info 17 /OUTPUT 5 "o_rs1";
    .port_info 18 /OUTPUT 5 "o_rs2";
    .port_info 19 /OUTPUT 5 "o_rd";
    .port_info 20 /OUTPUT 1 "o_ctrl_valid";
    .port_info 21 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 22 /OUTPUT 1 "o_ctrl_kill";
    .port_info 23 /OUTPUT 1 "o_ctrl_branch";
    .port_info 24 /OUTPUT 1 "o_ctrl_jump";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 26 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 27 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 28 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 29 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 30 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 31 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 32 /OUTPUT 1 "o_ctrl_op_b_sel";
    .port_info 33 /OUTPUT 32 "o_redirect_pc";
    .port_info 34 /OUTPUT 1 "o_redirect_valid";
    .port_info 35 /OUTPUT 1 "o_btb_update";
    .port_info 36 /OUTPUT 32 "o_btb_update_pc";
    .port_info 37 /OUTPUT 32 "o_btb_update_target";
    .port_info 38 /OUTPUT 1 "o_use_rs1";
    .port_info 39 /OUTPUT 1 "o_use_rs2";
    .port_info 40 /OUTPUT 1 "o_is_branch";
    .port_info 41 /OUTPUT 1 "o_is_jump";
L_0x7f38a6a746e8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x555569166e40 .functor AND 32, L_0x555569166840, L_0x7f38a6a746e8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5555691671c0 .functor BUFZ 1, v0x55556900d3b0_0, C4<0>, C4<0>, C4<0>;
L_0x555569167340 .functor AND 1, L_0x555569167230, L_0x555569167090, C4<1>, C4<1>;
L_0x555569167450 .functor XOR 1, v0x555568ea3700_0, L_0x5555691671c0, C4<0>, C4<0>;
L_0x555569167510 .functor AND 1, L_0x555569167340, L_0x555569167450, C4<1>, C4<1>;
L_0x5555691676c0 .functor AND 1, L_0x555569152010, L_0x555569167620, C4<1>, C4<1>;
L_0x5555691672d0 .functor OR 1, v0x5555690362d0_0, L_0x555569167780, C4<0>, C4<0>;
L_0x5555691679b0 .functor OR 1, L_0x5555691672d0, L_0x5555691678c0, C4<0>, C4<0>;
L_0x555569167b10 .functor AND 1, L_0x5555691676c0, L_0x5555691679b0, C4<1>, C4<1>;
L_0x555569167fe0 .functor OR 1, L_0x555569167c60, L_0x555569167de0, C4<0>, C4<0>;
L_0x5555691680f0 .functor OR 1, L_0x5555691671c0, L_0x555569167fe0, C4<0>, C4<0>;
L_0x555569168160 .functor AND 1, L_0x555569152010, L_0x5555691680f0, C4<1>, C4<1>;
L_0x555569168290 .functor BUFZ 32, v0x555568ea2790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569168390 .functor BUFZ 32, L_0x555569166ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569168220 .functor BUFZ 32, v0x555568ea2790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569168400 .functor BUFZ 32, v0x555569037a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569168500 .functor BUFZ 32, v0x555569037ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569168600 .functor BUFZ 32, v0x5555690134a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569168710 .functor BUFZ 5, L_0x555569133ea0, C4<00000>, C4<00000>, C4<00000>;
L_0x555569168780 .functor BUFZ 5, L_0x5555691340a0, C4<00000>, C4<00000>, C4<00000>;
L_0x5555691688a0 .functor BUFZ 5, L_0x555569134190, C4<00000>, C4<00000>, C4<00000>;
L_0x555569168c00 .functor OR 1, L_0x555569168910, L_0x555569168d00, C4<0>, C4<0>;
L_0x5555691687f0 .functor BUFZ 1, L_0x555569167510, C4<0>, C4<0>, C4<0>;
L_0x555569169150 .functor BUFZ 3, L_0x555569133d60, C4<000>, C4<000>, C4<000>;
L_0x555569169450 .functor AND 1, L_0x555569168f50, L_0x555569168df0, C4<1>, C4<1>;
L_0x555569169730 .functor AND 1, L_0x555569169450, L_0x555569169560, C4<1>, C4<1>;
L_0x555569169d60 .functor OR 1, L_0x555569169210, L_0x555569169b80, C4<0>, C4<0>;
L_0x555569169f60 .functor OR 1, L_0x555569169d60, L_0x555569169e70, C4<0>, C4<0>;
L_0x55556916a5a0 .functor OR 1, L_0x55556916a2b0, L_0x55556916a3a0, C4<0>, C4<0>;
L_0x7f38a6a74928 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555569032580_0 .net/2u *"_ivl_102", 6 0, L_0x7f38a6a74928;  1 drivers
v0x555569032680_0 .net *"_ivl_104", 0 0, L_0x555569168910;  1 drivers
L_0x7f38a6a74970 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555569032740_0 .net/2u *"_ivl_106", 6 0, L_0x7f38a6a74970;  1 drivers
v0x555569032800_0 .net *"_ivl_108", 0 0, L_0x555569168d00;  1 drivers
L_0x7f38a6a749b8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x5555690328c0_0 .net/2u *"_ivl_114", 6 0, L_0x7f38a6a749b8;  1 drivers
L_0x7f38a6a74658 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5555690329f0_0 .net/2u *"_ivl_12", 6 0, L_0x7f38a6a74658;  1 drivers
L_0x7f38a6a74a00 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x555569032ad0_0 .net/2u *"_ivl_120", 6 0, L_0x7f38a6a74a00;  1 drivers
v0x555569032bb0_0 .net *"_ivl_122", 0 0, L_0x555569168f50;  1 drivers
L_0x7f38a6a74a48 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x555569032c70_0 .net/2u *"_ivl_124", 6 0, L_0x7f38a6a74a48;  1 drivers
v0x555569032de0_0 .net *"_ivl_126", 0 0, L_0x555569168df0;  1 drivers
v0x555569032ea0_0 .net *"_ivl_129", 0 0, L_0x555569169450;  1 drivers
L_0x7f38a6a74a90 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555569032f60_0 .net/2u *"_ivl_130", 6 0, L_0x7f38a6a74a90;  1 drivers
v0x555569033040_0 .net *"_ivl_132", 0 0, L_0x555569169560;  1 drivers
L_0x7f38a6a74ad8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x555569033100_0 .net/2u *"_ivl_136", 6 0, L_0x7f38a6a74ad8;  1 drivers
v0x5555690331e0_0 .net *"_ivl_138", 0 0, L_0x555569169210;  1 drivers
v0x5555690332a0_0 .net *"_ivl_14", 0 0, L_0x555569153fe0;  1 drivers
L_0x7f38a6a74b20 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555569033360_0 .net/2u *"_ivl_140", 6 0, L_0x7f38a6a74b20;  1 drivers
v0x555569033440_0 .net *"_ivl_142", 0 0, L_0x555569169b80;  1 drivers
v0x555569033500_0 .net *"_ivl_145", 0 0, L_0x555569169d60;  1 drivers
L_0x7f38a6a74b68 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x5555690335c0_0 .net/2u *"_ivl_146", 6 0, L_0x7f38a6a74b68;  1 drivers
v0x5555690336a0_0 .net *"_ivl_148", 0 0, L_0x555569169e70;  1 drivers
L_0x7f38a6a74bb0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555569033760_0 .net/2u *"_ivl_152", 6 0, L_0x7f38a6a74bb0;  1 drivers
L_0x7f38a6a74bf8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555569033840_0 .net/2u *"_ivl_156", 6 0, L_0x7f38a6a74bf8;  1 drivers
v0x555569033920_0 .net *"_ivl_158", 0 0, L_0x55556916a2b0;  1 drivers
L_0x7f38a6a74c40 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5555690339e0_0 .net/2u *"_ivl_160", 6 0, L_0x7f38a6a74c40;  1 drivers
v0x555569033ac0_0 .net *"_ivl_162", 0 0, L_0x55556916a3a0;  1 drivers
v0x555569033b80_0 .net/2u *"_ivl_20", 31 0, L_0x7f38a6a746e8;  1 drivers
L_0x7f38a6a74730 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555569033c60_0 .net/2u *"_ivl_24", 6 0, L_0x7f38a6a74730;  1 drivers
v0x555569033d40_0 .net *"_ivl_26", 0 0, L_0x555569166f00;  1 drivers
L_0x7f38a6a74778 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555569033e00_0 .net/2u *"_ivl_30", 6 0, L_0x7f38a6a74778;  1 drivers
v0x555569033ee0_0 .net *"_ivl_37", 0 0, L_0x555569167230;  1 drivers
v0x555569033fa0_0 .net *"_ivl_39", 0 0, L_0x555569167340;  1 drivers
v0x555569034060_0 .net *"_ivl_40", 0 0, L_0x555569167450;  1 drivers
v0x555569034330_0 .net *"_ivl_45", 0 0, L_0x555569167620;  1 drivers
v0x5555690343f0_0 .net *"_ivl_47", 0 0, L_0x5555691676c0;  1 drivers
L_0x7f38a6a747c0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x5555690344b0_0 .net/2u *"_ivl_48", 6 0, L_0x7f38a6a747c0;  1 drivers
v0x555569034590_0 .net *"_ivl_50", 0 0, L_0x555569167780;  1 drivers
v0x555569034650_0 .net *"_ivl_53", 0 0, L_0x5555691672d0;  1 drivers
L_0x7f38a6a74808 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555569034710_0 .net/2u *"_ivl_54", 6 0, L_0x7f38a6a74808;  1 drivers
v0x5555690347f0_0 .net *"_ivl_56", 0 0, L_0x5555691678c0;  1 drivers
v0x5555690348b0_0 .net *"_ivl_59", 0 0, L_0x5555691679b0;  1 drivers
L_0x7f38a6a74850 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555569034970_0 .net/2u *"_ivl_62", 6 0, L_0x7f38a6a74850;  1 drivers
v0x555569034a50_0 .net *"_ivl_64", 0 0, L_0x555569167c60;  1 drivers
L_0x7f38a6a74898 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555569034b10_0 .net/2u *"_ivl_66", 6 0, L_0x7f38a6a74898;  1 drivers
v0x555569034bf0_0 .net *"_ivl_68", 0 0, L_0x555569167de0;  1 drivers
v0x555569034cb0_0 .net *"_ivl_71", 0 0, L_0x555569167fe0;  1 drivers
v0x555569034d70_0 .net *"_ivl_72", 0 0, L_0x5555691680f0;  1 drivers
L_0x7f38a6a748e0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555569034e50_0 .net/2u *"_ivl_98", 6 0, L_0x7f38a6a748e0;  1 drivers
v0x555569034f30_0 .net "actual_taken", 0 0, L_0x5555691671c0;  1 drivers
v0x555569034ff0_0 .net "br_equal", 0 0, v0x555569009e40_0;  1 drivers
v0x555569035090_0 .net "br_less", 0 0, v0x555569009ee0_0;  1 drivers
v0x555569035130_0 .net "br_un", 0 0, v0x55556900c690_0;  1 drivers
v0x5555690351d0_0 .net "cout_dummy", 0 0, L_0x555569166090;  1 drivers
v0x555569035270_0 .net "ctrl_pc_sel", 0 0, v0x55556900d3b0_0;  1 drivers
v0x555569035310_0 .net "ctrl_wb_sel", 1 0, L_0x55556914f9f0;  1 drivers
v0x555569035420_0 .net "final_target_pc", 31 0, L_0x555569166ff0;  1 drivers
v0x555569035500_0 .net "funct3", 2 0, L_0x555569133d60;  1 drivers
v0x5555690355e0_0 .net "funct7", 6 0, L_0x555569133e00;  1 drivers
v0x5555690356c0_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555569035760_0 .net "i_ex_mem_alu_result", 31 0, v0x555568d0b780_0;  alias, 1 drivers
v0x555569035820_0 .net "i_flush", 0 0, L_0x55556911f470;  alias, 1 drivers
v0x555569035910_0 .net "i_forward_a_sel", 1 0, v0x555568cfa1c0_0;  alias, 1 drivers
v0x5555690359d0_0 .net "i_forward_b_sel", 1 0, v0x555568cf98f0_0;  alias, 1 drivers
v0x555569035a90_0 .net "i_instr", 31 0, v0x555568ea61a0_0;  alias, 1 drivers
v0x555569035b30_0 .net "i_pc", 31 0, v0x555568ea2790_0;  alias, 1 drivers
v0x555569035bf0_0 .net "i_pred_taken", 0 0, v0x555568ea3700_0;  alias, 1 drivers
v0x555569035c90_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x555569035d30_0 .net "i_stall", 0 0, L_0x55556911f400;  alias, 1 drivers
v0x555569035dd0_0 .net "i_wb_rd", 4 0, v0x555568e8ca80_0;  alias, 1 drivers
v0x555569035e70_0 .net "i_wb_reg_write", 0 0, v0x555568e8ba50_0;  alias, 1 drivers
v0x555569035f10_0 .net "i_wb_write_data", 31 0, L_0x5555691be5b0;  alias, 1 drivers
v0x555569036020_0 .net "imm", 31 0, v0x5555690134a0_0;  1 drivers
v0x555569036130_0 .net "is_cond_branch", 0 0, L_0x555569167090;  1 drivers
v0x5555690361f0_0 .net "jalr_target_pc", 31 0, L_0x555569166e40;  1 drivers
v0x5555690362d0_0 .var "mispredict", 0 0;
v0x555569036390_0 .net "o_btb_update", 0 0, L_0x555569168160;  alias, 1 drivers
v0x555569036450_0 .net "o_btb_update_pc", 31 0, L_0x555569168290;  alias, 1 drivers
v0x555569036530_0 .net "o_btb_update_target", 31 0, L_0x555569168390;  alias, 1 drivers
v0x555569036610_0 .net "o_ctrl_alu_op", 3 0, v0x55556900a6f0_0;  alias, 1 drivers
v0x5555690366d0_0 .net "o_ctrl_branch", 0 0, L_0x555569168b60;  alias, 1 drivers
v0x555569036770_0 .net "o_ctrl_bubble", 0 0, L_0x555569168670;  alias, 1 drivers
v0x555569036810_0 .net "o_ctrl_funct3", 2 0, L_0x555569169150;  alias, 1 drivers
v0x5555690368b0_0 .net "o_ctrl_jump", 0 0, L_0x555569168c00;  alias, 1 drivers
v0x555569036950_0 .net "o_ctrl_kill", 0 0, L_0x5555691689b0;  alias, 1 drivers
v0x5555690369f0_0 .net "o_ctrl_mem_read", 0 0, L_0x555569169060;  alias, 1 drivers
v0x555569036a90_0 .net "o_ctrl_mem_write", 0 0, L_0x55556914f300;  alias, 1 drivers
v0x555569036b30_0 .net "o_ctrl_mispred", 0 0, L_0x5555691687f0;  alias, 1 drivers
v0x555569036bd0_0 .net "o_ctrl_op_a_sel", 1 0, L_0x55556914fec0;  alias, 1 drivers
v0x555569036c70_0 .net "o_ctrl_op_b_sel", 0 0, L_0x55556914f8b0;  alias, 1 drivers
v0x555569036d10_0 .net "o_ctrl_valid", 0 0, L_0x555569152010;  alias, 1 drivers
v0x555569036e00_0 .net "o_ctrl_wb_en", 0 0, L_0x55556914f1f0;  alias, 1 drivers
v0x555569036ea0_0 .net "o_imm", 31 0, L_0x555569168600;  alias, 1 drivers
v0x555569036f40_0 .net "o_is_branch", 0 0, L_0x555569169840;  alias, 1 drivers
v0x555569037010_0 .net "o_is_jump", 0 0, L_0x55556916a5a0;  alias, 1 drivers
v0x5555690370e0_0 .net "o_pc", 31 0, L_0x555569168220;  alias, 1 drivers
v0x5555690371b0_0 .net "o_rd", 4 0, L_0x5555691688a0;  alias, 1 drivers
v0x555569037250_0 .var "o_redirect_pc", 31 0;
v0x5555690372f0_0 .net "o_redirect_valid", 0 0, L_0x555569167b10;  alias, 1 drivers
v0x555569037390_0 .net "o_rs1", 4 0, L_0x555569168710;  alias, 1 drivers
v0x555569037430_0 .net "o_rs1_val", 31 0, L_0x555569168400;  alias, 1 drivers
v0x555569037500_0 .net "o_rs2", 4 0, L_0x555569168780;  alias, 1 drivers
v0x5555690375a0_0 .net "o_rs2_val", 31 0, L_0x555569168500;  alias, 1 drivers
v0x555569037690_0 .net "o_use_rs1", 0 0, L_0x555569169730;  alias, 1 drivers
v0x555569037730_0 .net "o_use_rs2", 0 0, L_0x555569169f60;  alias, 1 drivers
v0x555569037800_0 .net "opcode", 6 0, L_0x555569133cc0;  1 drivers
v0x5555690378a0_0 .net "rd", 4 0, L_0x555569134190;  1 drivers
v0x555569037980_0 .net "rs1", 4 0, L_0x555569133ea0;  1 drivers
v0x555569037a70_0 .var "rs1_data_fwd", 31 0;
v0x555569037b40_0 .net "rs1_data_rf", 31 0, L_0x5555691344f0;  1 drivers
v0x555569037c10_0 .net "rs2", 4 0, L_0x5555691340a0;  1 drivers
v0x555569037ce0_0 .var "rs2_data_fwd", 31 0;
v0x555569037db0_0 .net "rs2_data_rf", 31 0, L_0x555569134a20;  1 drivers
v0x555569037e80_0 .net "s_is_mispredict", 0 0, L_0x555569167510;  1 drivers
v0x555569037f20_0 .net "target_base", 31 0, L_0x555569154120;  1 drivers
v0x555569038010_0 .net "target_pc", 31 0, L_0x555569166840;  1 drivers
E_0x555568f373e0/0 .event anyedge, v0x555568cf1a50_0, v0x555569036130_0, v0x555568ea3700_0, v0x555569034f30_0;
E_0x555568f373e0/1 .event anyedge, v0x555569035420_0, v0x555568ea2790_0, v0x555569037800_0;
E_0x555568f373e0 .event/or E_0x555568f373e0/0, E_0x555568f373e0/1;
E_0x555568aa8c70/0 .event anyedge, v0x555568cfa1c0_0, v0x5555690149d0_0, v0x555568e4d9f0_0, v0x555568d0b780_0;
E_0x555568aa8c70/1 .event anyedge, v0x555568cf98f0_0, v0x555569014ab0_0;
E_0x555568aa8c70 .event/or E_0x555568aa8c70/0, E_0x555568aa8c70/1;
L_0x555569133cc0 .part v0x555568ea61a0_0, 0, 7;
L_0x555569133d60 .part v0x555568ea61a0_0, 12, 3;
L_0x555569133e00 .part v0x555568ea61a0_0, 25, 7;
L_0x555569133ea0 .part v0x555568ea61a0_0, 15, 5;
L_0x5555691340a0 .part v0x555568ea61a0_0, 20, 5;
L_0x555569134190 .part v0x555568ea61a0_0, 7, 5;
L_0x555569153fe0 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74658;
L_0x555569154120 .functor MUXZ 32, v0x555568ea2790_0, v0x555569037a70_0, L_0x555569153fe0, C4<>;
L_0x555569166f00 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74730;
L_0x555569166ff0 .functor MUXZ 32, L_0x555569166840, L_0x555569166e40, L_0x555569166f00, C4<>;
L_0x555569167090 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74778;
L_0x555569167230 .reduce/nor L_0x55556911f400;
L_0x555569167620 .reduce/nor L_0x55556911f400;
L_0x555569167780 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a747c0;
L_0x5555691678c0 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74808;
L_0x555569167c60 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74850;
L_0x555569167de0 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74898;
L_0x555569168670 .reduce/nor L_0x555569152010;
L_0x5555691689b0 .reduce/nor L_0x555569152010;
L_0x555569168b60 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a748e0;
L_0x555569168910 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74928;
L_0x555569168d00 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74970;
L_0x555569169060 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a749b8;
L_0x555569168f50 .cmp/ne 7, L_0x555569133cc0, L_0x7f38a6a74a00;
L_0x555569168df0 .cmp/ne 7, L_0x555569133cc0, L_0x7f38a6a74a48;
L_0x555569169560 .cmp/ne 7, L_0x555569133cc0, L_0x7f38a6a74a90;
L_0x555569169210 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74ad8;
L_0x555569169b80 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74b20;
L_0x555569169e70 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74b68;
L_0x555569169840 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74bb0;
L_0x55556916a2b0 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74bf8;
L_0x55556916a3a0 .cmp/eq 7, L_0x555569133cc0, L_0x7f38a6a74c40;
S_0x555568c606d0 .scope module, "br_cmp" "brc" 24 114, 25 7 0, S_0x555568e14ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rs1_data";
    .port_info 1 /INPUT 32 "i_rs2_data";
    .port_info 2 /INPUT 1 "i_br_un";
    .port_info 3 /OUTPUT 1 "o_br_less";
    .port_info 4 /OUTPUT 1 "o_br_equal";
L_0x555569136110 .functor AND 1, L_0x555569141a00, L_0x55556914da80, C4<1>, C4<1>;
L_0x555569136180 .functor AND 1, L_0x555569141a00, L_0x55556914dd10, C4<1>, C4<1>;
L_0x555569136240 .functor OR 1, L_0x555569136180, L_0x555569141d20, C4<0>, C4<0>;
v0x5555690094c0_0 .net *"_ivl_2", 0 0, L_0x555569136180;  1 drivers
v0x5555690095c0_0 .net "eq_high", 0 0, L_0x555569141a00;  1 drivers
v0x555569009680_0 .net "eq_low", 0 0, L_0x55556914da80;  1 drivers
v0x555569009780_0 .net "eq_mag", 0 0, L_0x555569136110;  1 drivers
v0x555569009820_0 .net "gt_high", 0 0, L_0x555569141f20;  1 drivers
v0x5555690098c0_0 .net "gt_low", 0 0, L_0x55556914dfa0;  1 drivers
v0x555569009990_0 .net "i_br_un", 0 0, v0x55556900c690_0;  alias, 1 drivers
v0x555569009a30_0 .net "i_rs1_data", 31 0, v0x555569037a70_0;  1 drivers
v0x555569009ad0_0 .net "i_rs2_data", 31 0, v0x555569037ce0_0;  1 drivers
v0x555569009c00_0 .net "lt_high", 0 0, L_0x555569141d20;  1 drivers
v0x555569009cd0_0 .net "lt_low", 0 0, L_0x55556914dd10;  1 drivers
v0x555569009da0_0 .net "lt_mag", 0 0, L_0x555569136240;  1 drivers
v0x555569009e40_0 .var "o_br_equal", 0 0;
v0x555569009ee0_0 .var "o_br_less", 0 0;
E_0x555568ac5b20/0 .event anyedge, v0x555569009780_0, v0x555569009990_0, v0x555569009da0_0, v0x555569009a30_0;
E_0x555568ac5b20/1 .event anyedge, v0x555569009ad0_0;
E_0x555568ac5b20 .event/or E_0x555568ac5b20/0, E_0x555568ac5b20/1;
L_0x555569141f90 .part v0x555569037a70_0, 16, 16;
L_0x555569142030 .part v0x555569037ce0_0, 16, 16;
L_0x55556914e010 .part v0x555569037a70_0, 0, 16;
L_0x55556914e0b0 .part v0x555569037ce0_0, 0, 16;
S_0x555568c448f0 .scope module, "com16bit_high" "comparator_16bit" 25 42, 25 151 0, S_0x555568c606d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569141a00 .functor AND 1, L_0x55556913b960, L_0x555569141360, C4<1>, C4<1>;
L_0x555569141c20 .functor AND 1, L_0x55556913b960, L_0x555569141640, C4<1>, C4<1>;
L_0x555569141d20 .functor OR 1, L_0x555569141c20, L_0x55556913bc40, C4<0>, C4<0>;
L_0x555569141e20 .functor OR 1, L_0x555569141a00, L_0x555569141d20, C4<0>, C4<0>;
L_0x555569141f20 .functor NOT 1, L_0x555569141e20, C4<0>, C4<0>, C4<0>;
v0x555568fd4960_0 .net "Ehigh", 0 0, L_0x55556913b960;  1 drivers
v0x555568fd4a00_0 .net "Elow", 0 0, L_0x555569141360;  1 drivers
v0x555568fd4aa0_0 .net "Lhigh", 0 0, L_0x55556913bc40;  1 drivers
v0x555568fd4b40_0 .net "Llow", 0 0, L_0x555569141640;  1 drivers
v0x555568fd4be0_0 .net *"_ivl_10", 0 0, L_0x555569141c20;  1 drivers
v0x555568fd4c80_0 .net *"_ivl_14", 0 0, L_0x555569141e20;  1 drivers
v0x555568fd4d20_0 .net "i_src_a", 15 0, L_0x555569141f90;  1 drivers
v0x555568ff32e0_0 .net "i_src_b", 15 0, L_0x555569142030;  1 drivers
v0x555568ff33c0_0 .net "o_eq", 0 0, L_0x555569141a00;  alias, 1 drivers
v0x555568ff3510_0 .net "o_gt", 0 0, L_0x555569141f20;  alias, 1 drivers
v0x555568ff35d0_0 .net "o_lt", 0 0, L_0x555569141d20;  alias, 1 drivers
L_0x55556913be20 .part L_0x555569141f90, 8, 8;
L_0x55556913bec0 .part L_0x555569142030, 8, 8;
L_0x555569141820 .part L_0x555569141f90, 0, 8;
L_0x555569141910 .part L_0x555569142030, 0, 8;
S_0x555568c43a10 .scope module, "com8bit_high" "comparator_8bit" 25 162, 25 128 0, S_0x555568c448f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913b960 .functor AND 1, L_0x5555691387a0, L_0x55556913b310, C4<1>, C4<1>;
L_0x55556913bb40 .functor AND 1, L_0x5555691387a0, L_0x55556913b5f0, C4<1>, C4<1>;
L_0x55556913bc40 .functor OR 1, L_0x55556913bb40, L_0x555569138a80, C4<0>, C4<0>;
L_0x55556913bd40 .functor OR 1, L_0x55556913b960, L_0x55556913bc40, C4<0>, C4<0>;
L_0x55556913bdb0 .functor NOT 1, L_0x55556913bd40, C4<0>, C4<0>, C4<0>;
v0x555568969930_0 .net "Ehigh", 0 0, L_0x5555691387a0;  1 drivers
v0x5555689699f0_0 .net "Elow", 0 0, L_0x55556913b310;  1 drivers
v0x5555689691c0_0 .net "Lhigh", 0 0, L_0x555569138a80;  1 drivers
v0x5555689692c0_0 .net "Llow", 0 0, L_0x55556913b5f0;  1 drivers
v0x555568968a50_0 .net *"_ivl_10", 0 0, L_0x55556913bb40;  1 drivers
v0x555568968af0_0 .net *"_ivl_14", 0 0, L_0x55556913bd40;  1 drivers
v0x555568968b90_0 .net "i_src_a", 7 0, L_0x55556913be20;  1 drivers
v0x5555689682e0_0 .net "i_src_b", 7 0, L_0x55556913bec0;  1 drivers
v0x5555689683a0_0 .net "o_eq", 0 0, L_0x55556913b960;  alias, 1 drivers
v0x555568967c20_0 .net "o_gt", 0 0, L_0x55556913bdb0;  1 drivers
v0x555568967400_0 .net "o_lt", 0 0, L_0x55556913bc40;  alias, 1 drivers
L_0x555569138c60 .part L_0x55556913be20, 4, 4;
L_0x555569138d00 .part L_0x55556913bec0, 4, 4;
L_0x55556913b7d0 .part L_0x55556913be20, 0, 4;
L_0x55556913b870 .part L_0x55556913bec0, 0, 4;
S_0x555568c21a10 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x555568c43a10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555691387a0 .functor AND 1, L_0x555569136f70, L_0x555569138150, C4<1>, C4<1>;
L_0x555569138980 .functor AND 1, L_0x555569136f70, L_0x555569138430, C4<1>, C4<1>;
L_0x555569138a80 .functor OR 1, L_0x555569138980, L_0x5555691371c0, C4<0>, C4<0>;
L_0x555569138b80 .functor OR 1, L_0x5555691387a0, L_0x555569138a80, C4<0>, C4<0>;
L_0x555569138bf0 .functor NOT 1, L_0x555569138b80, C4<0>, C4<0>, C4<0>;
v0x555568bbe7d0_0 .net "Ehigh", 0 0, L_0x555569136f70;  1 drivers
v0x555568bbe890_0 .net "Elow", 0 0, L_0x555569138150;  1 drivers
v0x555568bb3190_0 .net "Lhigh", 0 0, L_0x5555691371c0;  1 drivers
v0x555568bb3260_0 .net "Llow", 0 0, L_0x555569138430;  1 drivers
v0x555568b8fb20_0 .net *"_ivl_10", 0 0, L_0x555569138980;  1 drivers
v0x555568b8fbc0_0 .net *"_ivl_14", 0 0, L_0x555569138b80;  1 drivers
v0x555568b844e0_0 .net "i_src_a", 3 0, L_0x555569138c60;  1 drivers
v0x555568b845a0_0 .net "i_src_b", 3 0, L_0x555569138d00;  1 drivers
v0x555568b78ea0_0 .net "o_eq", 0 0, L_0x5555691387a0;  alias, 1 drivers
v0x555568b6d860_0 .net "o_gt", 0 0, L_0x555569138bf0;  1 drivers
v0x555568b6d920_0 .net "o_lt", 0 0, L_0x555569138a80;  alias, 1 drivers
L_0x5555691373a0 .part L_0x555569138c60, 2, 2;
L_0x555569137440 .part L_0x555569138d00, 2, 2;
L_0x555569138610 .part L_0x555569138c60, 0, 2;
L_0x5555691386b0 .part L_0x555569138d00, 0, 2;
S_0x555568c215d0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568c21a10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569136f70 .functor AND 1, L_0x5555691363c0, L_0x555569136930, C4<1>, C4<1>;
L_0x5555691370c0 .functor AND 1, L_0x5555691363c0, L_0x555569136b00, C4<1>, C4<1>;
L_0x5555691371c0 .functor OR 1, L_0x5555691370c0, L_0x555569136590, C4<0>, C4<0>;
L_0x5555691372c0 .functor OR 1, L_0x555569136f70, L_0x5555691371c0, C4<0>, C4<0>;
L_0x555569137330 .functor NOT 1, L_0x5555691372c0, C4<0>, C4<0>, C4<0>;
v0x555568a754d0_0 .net "Ehigh", 0 0, L_0x5555691363c0;  1 drivers
v0x555568a75590_0 .net "Elow", 0 0, L_0x555569136930;  1 drivers
v0x555568a73290_0 .net "Lhigh", 0 0, L_0x555569136590;  1 drivers
v0x555568a73390_0 .net "Llow", 0 0, L_0x555569136b00;  1 drivers
v0x555568a82190_0 .net *"_ivl_10", 0 0, L_0x5555691370c0;  1 drivers
v0x555568a82280_0 .net *"_ivl_14", 0 0, L_0x5555691372c0;  1 drivers
v0x555568a80550_0 .net "i_src_a", 1 0, L_0x5555691373a0;  1 drivers
v0x555568a805f0_0 .net "i_src_b", 1 0, L_0x555569137440;  1 drivers
v0x555568a7e5f0_0 .net "o_eq", 0 0, L_0x555569136f70;  alias, 1 drivers
v0x555568a7e6b0_0 .net "o_gt", 0 0, L_0x555569137330;  1 drivers
v0x555568a7b670_0 .net "o_lt", 0 0, L_0x5555691371c0;  alias, 1 drivers
L_0x555569135510 .part L_0x5555691373a0, 1, 1;
L_0x555569136820 .part L_0x555569137440, 1, 1;
L_0x555569136d90 .part L_0x5555691373a0, 0, 1;
L_0x555569136e80 .part L_0x555569137440, 0, 1;
S_0x555568c1e310 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568c215d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569136350 .functor XOR 1, L_0x555569135510, L_0x555569136820, C4<0>, C4<0>;
L_0x5555691363c0 .functor NOT 1, L_0x555569136350, C4<0>, C4<0>, C4<0>;
L_0x5555691364d0 .functor NOT 1, L_0x555569135510, C4<0>, C4<0>, C4<0>;
L_0x555569136590 .functor AND 1, L_0x5555691364d0, L_0x555569136820, C4<1>, C4<1>;
L_0x5555691366f0 .functor OR 1, L_0x5555691363c0, L_0x555569136590, C4<0>, C4<0>;
L_0x555569136760 .functor NOT 1, L_0x5555691366f0, C4<0>, C4<0>, C4<0>;
v0x55556894ac20_0 .net *"_ivl_0", 0 0, L_0x555569136350;  1 drivers
v0x55556894ad20_0 .net *"_ivl_4", 0 0, L_0x5555691364d0;  1 drivers
v0x55556893fbe0_0 .net *"_ivl_8", 0 0, L_0x5555691366f0;  1 drivers
v0x55556893fcb0_0 .net "i_src_a", 0 0, L_0x555569135510;  1 drivers
v0x5555689345a0_0 .net "i_src_b", 0 0, L_0x555569136820;  1 drivers
v0x5555689346b0_0 .net "o_eq", 0 0, L_0x5555691363c0;  alias, 1 drivers
v0x555568928f60_0 .net "o_gt", 0 0, L_0x555569136760;  1 drivers
v0x555568929020_0 .net "o_lt", 0 0, L_0x555569136590;  alias, 1 drivers
S_0x55556891d920 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568c215d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555691368c0 .functor XOR 1, L_0x555569136d90, L_0x555569136e80, C4<0>, C4<0>;
L_0x555569136930 .functor NOT 1, L_0x5555691368c0, C4<0>, C4<0>, C4<0>;
L_0x555569136a40 .functor NOT 1, L_0x555569136d90, C4<0>, C4<0>, C4<0>;
L_0x555569136b00 .functor AND 1, L_0x555569136a40, L_0x555569136e80, C4<1>, C4<1>;
L_0x555569136c60 .functor OR 1, L_0x555569136930, L_0x555569136b00, C4<0>, C4<0>;
L_0x555569136cd0 .functor NOT 1, L_0x555569136c60, C4<0>, C4<0>, C4<0>;
v0x555568912390_0 .net *"_ivl_0", 0 0, L_0x5555691368c0;  1 drivers
v0x555568906ca0_0 .net *"_ivl_4", 0 0, L_0x555569136a40;  1 drivers
v0x555568906d80_0 .net *"_ivl_8", 0 0, L_0x555569136c60;  1 drivers
v0x555568a79a30_0 .net "i_src_a", 0 0, L_0x555569136d90;  1 drivers
v0x555568a79ad0_0 .net "i_src_b", 0 0, L_0x555569136e80;  1 drivers
v0x555568a79660_0 .net "o_eq", 0 0, L_0x555569136930;  alias, 1 drivers
v0x555568a79720_0 .net "o_gt", 0 0, L_0x555569136cd0;  1 drivers
v0x555568a77050_0 .net "o_lt", 0 0, L_0x555569136b00;  alias, 1 drivers
S_0x555568a65600 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568c21a10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569138150 .functor AND 1, L_0x555569137550, L_0x555569137b10, C4<1>, C4<1>;
L_0x555569138330 .functor AND 1, L_0x555569137550, L_0x555569137ce0, C4<1>, C4<1>;
L_0x555569138430 .functor OR 1, L_0x555569138330, L_0x5555691376d0, C4<0>, C4<0>;
L_0x555569138530 .functor OR 1, L_0x555569138150, L_0x555569138430, C4<0>, C4<0>;
L_0x5555691385a0 .functor NOT 1, L_0x555569138530, C4<0>, C4<0>, C4<0>;
v0x555568b07970_0 .net "Ehigh", 0 0, L_0x555569137550;  1 drivers
v0x555568b07a30_0 .net "Elow", 0 0, L_0x555569137b10;  1 drivers
v0x555568afc330_0 .net "Lhigh", 0 0, L_0x5555691376d0;  1 drivers
v0x555568afc430_0 .net "Llow", 0 0, L_0x555569137ce0;  1 drivers
v0x555568bec0d0_0 .net *"_ivl_10", 0 0, L_0x555569138330;  1 drivers
v0x555568bec1c0_0 .net *"_ivl_14", 0 0, L_0x555569138530;  1 drivers
v0x555568be0a90_0 .net "i_src_a", 1 0, L_0x555569138610;  1 drivers
v0x555568be0b30_0 .net "i_src_b", 1 0, L_0x5555691386b0;  1 drivers
v0x555568bd5450_0 .net "o_eq", 0 0, L_0x555569138150;  alias, 1 drivers
v0x555568bc9e10_0 .net "o_gt", 0 0, L_0x5555691385a0;  1 drivers
v0x555568bc9ed0_0 .net "o_lt", 0 0, L_0x555569138430;  alias, 1 drivers
L_0x555569137960 .part L_0x555569138610, 1, 1;
L_0x555569137a00 .part L_0x5555691386b0, 1, 1;
L_0x555569137f70 .part L_0x555569138610, 0, 1;
L_0x555569138060 .part L_0x5555691386b0, 0, 1;
S_0x555568a4e980 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568a65600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555691374e0 .functor XOR 1, L_0x555569137960, L_0x555569137a00, C4<0>, C4<0>;
L_0x555569137550 .functor NOT 1, L_0x5555691374e0, C4<0>, C4<0>, C4<0>;
L_0x555569137610 .functor NOT 1, L_0x555569137960, C4<0>, C4<0>, C4<0>;
L_0x5555691376d0 .functor AND 1, L_0x555569137610, L_0x555569137a00, C4<1>, C4<1>;
L_0x555569137830 .functor OR 1, L_0x555569137550, L_0x5555691376d0, C4<0>, C4<0>;
L_0x5555691378a0 .functor NOT 1, L_0x555569137830, C4<0>, C4<0>, C4<0>;
v0x555568a43340_0 .net *"_ivl_0", 0 0, L_0x5555691374e0;  1 drivers
v0x555568a43440_0 .net *"_ivl_4", 0 0, L_0x555569137610;  1 drivers
v0x555568a37d00_0 .net *"_ivl_8", 0 0, L_0x555569137830;  1 drivers
v0x555568a37dd0_0 .net "i_src_a", 0 0, L_0x555569137960;  1 drivers
v0x555568a2c6c0_0 .net "i_src_b", 0 0, L_0x555569137a00;  1 drivers
v0x555568a2c7d0_0 .net "o_eq", 0 0, L_0x555569137550;  alias, 1 drivers
v0x555568b9ab60_0 .net "o_gt", 0 0, L_0x5555691378a0;  1 drivers
v0x555568b9ac20_0 .net "o_lt", 0 0, L_0x5555691376d0;  alias, 1 drivers
S_0x555568bf7110 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568a65600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569137aa0 .functor XOR 1, L_0x555569137f70, L_0x555569138060, C4<0>, C4<0>;
L_0x555569137b10 .functor NOT 1, L_0x555569137aa0, C4<0>, C4<0>, C4<0>;
L_0x555569137c20 .functor NOT 1, L_0x555569137f70, C4<0>, C4<0>, C4<0>;
L_0x555569137ce0 .functor AND 1, L_0x555569137c20, L_0x555569138060, C4<1>, C4<1>;
L_0x555569137e40 .functor OR 1, L_0x555569137b10, L_0x555569137ce0, C4<0>, C4<0>;
L_0x555569137eb0 .functor NOT 1, L_0x555569137e40, C4<0>, C4<0>, C4<0>;
v0x555568b40360_0 .net *"_ivl_0", 0 0, L_0x555569137aa0;  1 drivers
v0x555568b35270_0 .net *"_ivl_4", 0 0, L_0x555569137c20;  1 drivers
v0x555568b35350_0 .net *"_ivl_8", 0 0, L_0x555569137e40;  1 drivers
v0x555568b29c30_0 .net "i_src_a", 0 0, L_0x555569137f70;  1 drivers
v0x555568b29cf0_0 .net "i_src_b", 0 0, L_0x555569138060;  1 drivers
v0x555568b1e5f0_0 .net "o_eq", 0 0, L_0x555569137b10;  alias, 1 drivers
v0x555568b1e690_0 .net "o_gt", 0 0, L_0x555569137eb0;  1 drivers
v0x555568b12fb0_0 .net "o_lt", 0 0, L_0x555569137ce0;  alias, 1 drivers
S_0x555568b62220 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x555568c43a10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913b310 .functor AND 1, L_0x555569139a10, L_0x55556913acc0, C4<1>, C4<1>;
L_0x55556913b4f0 .functor AND 1, L_0x555569139a10, L_0x55556913afa0, C4<1>, C4<1>;
L_0x55556913b5f0 .functor OR 1, L_0x55556913b4f0, L_0x555569139cf0, C4<0>, C4<0>;
L_0x55556913b6f0 .functor OR 1, L_0x55556913b310, L_0x55556913b5f0, C4<0>, C4<0>;
L_0x55556913b760 .functor NOT 1, L_0x55556913b6f0, C4<0>, C4<0>, C4<0>;
v0x55556896be60_0 .net "Ehigh", 0 0, L_0x555569139a10;  1 drivers
v0x55556896bf20_0 .net "Elow", 0 0, L_0x55556913acc0;  1 drivers
v0x55556896b6f0_0 .net "Lhigh", 0 0, L_0x555569139cf0;  1 drivers
v0x55556896b7f0_0 .net "Llow", 0 0, L_0x55556913afa0;  1 drivers
v0x55556896af80_0 .net *"_ivl_10", 0 0, L_0x55556913b4f0;  1 drivers
v0x55556896b020_0 .net *"_ivl_14", 0 0, L_0x55556913b6f0;  1 drivers
v0x55556896b0c0_0 .net "i_src_a", 3 0, L_0x55556913b7d0;  1 drivers
v0x55556896a810_0 .net "i_src_b", 3 0, L_0x55556913b870;  1 drivers
v0x55556896a8d0_0 .net "o_eq", 0 0, L_0x55556913b310;  alias, 1 drivers
v0x55556896a0a0_0 .net "o_gt", 0 0, L_0x55556913b760;  1 drivers
v0x55556896a160_0 .net "o_lt", 0 0, L_0x55556913b5f0;  alias, 1 drivers
L_0x555569139ed0 .part L_0x55556913b7d0, 2, 2;
L_0x555569139f70 .part L_0x55556913b870, 2, 2;
L_0x55556913b180 .part L_0x55556913b7d0, 0, 2;
L_0x55556913b220 .part L_0x55556913b870, 0, 2;
S_0x555568adacb0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568b62220;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569139a10 .functor AND 1, L_0x555569138e10, L_0x5555691393d0, C4<1>, C4<1>;
L_0x555569139bf0 .functor AND 1, L_0x555569138e10, L_0x5555691395a0, C4<1>, C4<1>;
L_0x555569139cf0 .functor OR 1, L_0x555569139bf0, L_0x555569138f90, C4<0>, C4<0>;
L_0x555569139df0 .functor OR 1, L_0x555569139a10, L_0x555569139cf0, C4<0>, C4<0>;
L_0x555569139e60 .functor NOT 1, L_0x555569139df0, C4<0>, C4<0>, C4<0>;
v0x555568cdb700_0 .net "Ehigh", 0 0, L_0x555569138e10;  1 drivers
v0x555568cdb7c0_0 .net "Elow", 0 0, L_0x5555691393d0;  1 drivers
v0x555568cdaf90_0 .net "Lhigh", 0 0, L_0x555569138f90;  1 drivers
v0x555568cdb090_0 .net "Llow", 0 0, L_0x5555691395a0;  1 drivers
v0x555568cda820_0 .net *"_ivl_10", 0 0, L_0x555569139bf0;  1 drivers
v0x555568cda910_0 .net *"_ivl_14", 0 0, L_0x555569139df0;  1 drivers
v0x555568cda0b0_0 .net "i_src_a", 1 0, L_0x555569139ed0;  1 drivers
v0x555568cda170_0 .net "i_src_b", 1 0, L_0x555569139f70;  1 drivers
v0x555568cd9940_0 .net "o_eq", 0 0, L_0x555569139a10;  alias, 1 drivers
v0x555568cd9a00_0 .net "o_gt", 0 0, L_0x555569139e60;  1 drivers
v0x555568cd91d0_0 .net "o_lt", 0 0, L_0x555569139cf0;  alias, 1 drivers
L_0x555569139220 .part L_0x555569139ed0, 1, 1;
L_0x5555691392c0 .part L_0x555569139f70, 1, 1;
L_0x555569139830 .part L_0x555569139ed0, 0, 1;
L_0x555569139920 .part L_0x555569139f70, 0, 1;
S_0x555568acf670 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568adacb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569138da0 .functor XOR 1, L_0x555569139220, L_0x5555691392c0, C4<0>, C4<0>;
L_0x555569138e10 .functor NOT 1, L_0x555569138da0, C4<0>, C4<0>, C4<0>;
L_0x555569138ed0 .functor NOT 1, L_0x555569139220, C4<0>, C4<0>, C4<0>;
L_0x555569138f90 .functor AND 1, L_0x555569138ed0, L_0x5555691392c0, C4<1>, C4<1>;
L_0x5555691390f0 .functor OR 1, L_0x555569138e10, L_0x555569138f90, C4<0>, C4<0>;
L_0x555569139160 .functor NOT 1, L_0x5555691390f0, C4<0>, C4<0>, C4<0>;
v0x555568ac40e0_0 .net *"_ivl_0", 0 0, L_0x555569138da0;  1 drivers
v0x555568ab89f0_0 .net *"_ivl_4", 0 0, L_0x555569138ed0;  1 drivers
v0x555568ab8ad0_0 .net *"_ivl_8", 0 0, L_0x5555691390f0;  1 drivers
v0x555568aad3b0_0 .net "i_src_a", 0 0, L_0x555569139220;  1 drivers
v0x555568aad450_0 .net "i_src_b", 0 0, L_0x5555691392c0;  1 drivers
v0x555568aa1d70_0 .net "o_eq", 0 0, L_0x555569138e10;  alias, 1 drivers
v0x555568aa1e30_0 .net "o_gt", 0 0, L_0x555569139160;  1 drivers
v0x5555688ec710_0 .net "o_lt", 0 0, L_0x555569138f90;  alias, 1 drivers
S_0x5555688eafc0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568adacb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569139360 .functor XOR 1, L_0x555569139830, L_0x555569139920, C4<0>, C4<0>;
L_0x5555691393d0 .functor NOT 1, L_0x555569139360, C4<0>, C4<0>, C4<0>;
L_0x5555691394e0 .functor NOT 1, L_0x555569139830, C4<0>, C4<0>, C4<0>;
L_0x5555691395a0 .functor AND 1, L_0x5555691394e0, L_0x555569139920, C4<1>, C4<1>;
L_0x555569139700 .functor OR 1, L_0x5555691393d0, L_0x5555691395a0, C4<0>, C4<0>;
L_0x555569139770 .functor NOT 1, L_0x555569139700, C4<0>, C4<0>, C4<0>;
v0x555568cddce0_0 .net *"_ivl_0", 0 0, L_0x555569139360;  1 drivers
v0x555568cdd4c0_0 .net *"_ivl_4", 0 0, L_0x5555691394e0;  1 drivers
v0x555568cdd5a0_0 .net *"_ivl_8", 0 0, L_0x555569139700;  1 drivers
v0x555568cdcd50_0 .net "i_src_a", 0 0, L_0x555569139830;  1 drivers
v0x555568cdce10_0 .net "i_src_b", 0 0, L_0x555569139920;  1 drivers
v0x555568cdc5e0_0 .net "o_eq", 0 0, L_0x5555691393d0;  alias, 1 drivers
v0x555568cdc6a0_0 .net "o_gt", 0 0, L_0x555569139770;  1 drivers
v0x555568cdbe70_0 .net "o_lt", 0 0, L_0x5555691395a0;  alias, 1 drivers
S_0x555568cd8a60 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568b62220;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913acc0 .functor AND 1, L_0x55556913a080, L_0x55556913a680, C4<1>, C4<1>;
L_0x55556913aea0 .functor AND 1, L_0x55556913a080, L_0x55556913a850, C4<1>, C4<1>;
L_0x55556913afa0 .functor OR 1, L_0x55556913aea0, L_0x55556913a200, C4<0>, C4<0>;
L_0x55556913b0a0 .functor OR 1, L_0x55556913acc0, L_0x55556913afa0, C4<0>, C4<0>;
L_0x55556913b110 .functor NOT 1, L_0x55556913b0a0, C4<0>, C4<0>, C4<0>;
v0x555568ce17b0_0 .net "Ehigh", 0 0, L_0x55556913a080;  1 drivers
v0x555568ce1870_0 .net "Elow", 0 0, L_0x55556913a680;  1 drivers
v0x555568ce1040_0 .net "Lhigh", 0 0, L_0x55556913a200;  1 drivers
v0x555568ce1140_0 .net "Llow", 0 0, L_0x55556913a850;  1 drivers
v0x555568ce08d0_0 .net *"_ivl_10", 0 0, L_0x55556913aea0;  1 drivers
v0x555568ce09c0_0 .net *"_ivl_14", 0 0, L_0x55556913b0a0;  1 drivers
v0x555568ce0160_0 .net "i_src_a", 1 0, L_0x55556913b180;  1 drivers
v0x555568ce0220_0 .net "i_src_b", 1 0, L_0x55556913b220;  1 drivers
v0x555568d7f990_0 .net "o_eq", 0 0, L_0x55556913acc0;  alias, 1 drivers
v0x555568c25ea0_0 .net "o_gt", 0 0, L_0x55556913b110;  1 drivers
v0x555568c25f60_0 .net "o_lt", 0 0, L_0x55556913afa0;  alias, 1 drivers
L_0x55556913a4d0 .part L_0x55556913b180, 1, 1;
L_0x55556913a570 .part L_0x55556913b220, 1, 1;
L_0x55556913aae0 .part L_0x55556913b180, 0, 1;
L_0x55556913abd0 .part L_0x55556913b220, 0, 1;
S_0x555568cd7b80 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568cd8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913a010 .functor XOR 1, L_0x55556913a4d0, L_0x55556913a570, C4<0>, C4<0>;
L_0x55556913a080 .functor NOT 1, L_0x55556913a010, C4<0>, C4<0>, C4<0>;
L_0x55556913a140 .functor NOT 1, L_0x55556913a4d0, C4<0>, C4<0>, C4<0>;
L_0x55556913a200 .functor AND 1, L_0x55556913a140, L_0x55556913a570, C4<1>, C4<1>;
L_0x55556913a360 .functor OR 1, L_0x55556913a080, L_0x55556913a200, C4<0>, C4<0>;
L_0x55556913a3d0 .functor NOT 1, L_0x55556913a360, C4<0>, C4<0>, C4<0>;
v0x555568cd7410_0 .net *"_ivl_0", 0 0, L_0x55556913a010;  1 drivers
v0x555568cd7510_0 .net *"_ivl_4", 0 0, L_0x55556913a140;  1 drivers
v0x555568cd6ca0_0 .net *"_ivl_8", 0 0, L_0x55556913a360;  1 drivers
v0x555568cd6db0_0 .net "i_src_a", 0 0, L_0x55556913a4d0;  1 drivers
v0x555568cd6530_0 .net "i_src_b", 0 0, L_0x55556913a570;  1 drivers
v0x555568cd6640_0 .net "o_eq", 0 0, L_0x55556913a080;  alias, 1 drivers
v0x555568cd5dc0_0 .net "o_gt", 0 0, L_0x55556913a3d0;  1 drivers
v0x555568cd5e80_0 .net "o_lt", 0 0, L_0x55556913a200;  alias, 1 drivers
S_0x555568cd5650 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568cd8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913a610 .functor XOR 1, L_0x55556913aae0, L_0x55556913abd0, C4<0>, C4<0>;
L_0x55556913a680 .functor NOT 1, L_0x55556913a610, C4<0>, C4<0>, C4<0>;
L_0x55556913a790 .functor NOT 1, L_0x55556913aae0, C4<0>, C4<0>, C4<0>;
L_0x55556913a850 .functor AND 1, L_0x55556913a790, L_0x55556913abd0, C4<1>, C4<1>;
L_0x55556913a9b0 .functor OR 1, L_0x55556913a680, L_0x55556913a850, C4<0>, C4<0>;
L_0x55556913aa20 .functor NOT 1, L_0x55556913a9b0, C4<0>, C4<0>, C4<0>;
v0x555568cd4f90_0 .net *"_ivl_0", 0 0, L_0x55556913a610;  1 drivers
v0x555568ce3570_0 .net *"_ivl_4", 0 0, L_0x55556913a790;  1 drivers
v0x555568ce3650_0 .net *"_ivl_8", 0 0, L_0x55556913a9b0;  1 drivers
v0x555568ce2e00_0 .net "i_src_a", 0 0, L_0x55556913aae0;  1 drivers
v0x555568ce2ec0_0 .net "i_src_b", 0 0, L_0x55556913abd0;  1 drivers
v0x555568ce2690_0 .net "o_eq", 0 0, L_0x55556913a680;  alias, 1 drivers
v0x555568ce2750_0 .net "o_gt", 0 0, L_0x55556913aa20;  1 drivers
v0x555568ce1f20_0 .net "o_lt", 0 0, L_0x55556913a850;  alias, 1 drivers
S_0x555568966c90 .scope module, "com8bit_low" "comparator_8bit" 25 164, 25 128 0, S_0x555568c448f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569141360 .functor AND 1, L_0x55556913e490, L_0x55556912bae0, C4<1>, C4<1>;
L_0x555569141540 .functor AND 1, L_0x55556913e490, L_0x555569140ff0, C4<1>, C4<1>;
L_0x555569141640 .functor OR 1, L_0x555569141540, L_0x55556913e770, C4<0>, C4<0>;
L_0x555569141740 .functor OR 1, L_0x555569141360, L_0x555569141640, C4<0>, C4<0>;
L_0x5555691417b0 .functor NOT 1, L_0x555569141740, C4<0>, C4<0>, C4<0>;
v0x555568fd41f0_0 .net "Ehigh", 0 0, L_0x55556913e490;  1 drivers
v0x555568fd4290_0 .net "Elow", 0 0, L_0x55556912bae0;  1 drivers
v0x555568fd4330_0 .net "Lhigh", 0 0, L_0x55556913e770;  1 drivers
v0x555568fd43d0_0 .net "Llow", 0 0, L_0x555569140ff0;  1 drivers
v0x555568fd4470_0 .net *"_ivl_10", 0 0, L_0x555569141540;  1 drivers
v0x555568fd4510_0 .net *"_ivl_14", 0 0, L_0x555569141740;  1 drivers
v0x555568fd45b0_0 .net "i_src_a", 7 0, L_0x555569141820;  1 drivers
v0x555568fd4650_0 .net "i_src_b", 7 0, L_0x555569141910;  1 drivers
v0x555568fd46f0_0 .net "o_eq", 0 0, L_0x555569141360;  alias, 1 drivers
v0x555568fd4820_0 .net "o_gt", 0 0, L_0x5555691417b0;  1 drivers
v0x555568fd48c0_0 .net "o_lt", 0 0, L_0x555569141640;  alias, 1 drivers
L_0x55556913e950 .part L_0x555569141820, 4, 4;
L_0x55556913e9f0 .part L_0x555569141910, 4, 4;
L_0x5555691411d0 .part L_0x555569141820, 0, 4;
L_0x555569141270 .part L_0x555569141910, 0, 4;
S_0x555568965db0 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x555568966c90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913e490 .functor AND 1, L_0x55556913cbd0, L_0x55556913de40, C4<1>, C4<1>;
L_0x55556913e670 .functor AND 1, L_0x55556913cbd0, L_0x55556913e120, C4<1>, C4<1>;
L_0x55556913e770 .functor OR 1, L_0x55556913e670, L_0x55556913ceb0, C4<0>, C4<0>;
L_0x55556913e870 .functor OR 1, L_0x55556913e490, L_0x55556913e770, C4<0>, C4<0>;
L_0x55556913e8e0 .functor NOT 1, L_0x55556913e870, C4<0>, C4<0>, C4<0>;
v0x5555684ffb40_0 .net "Ehigh", 0 0, L_0x55556913cbd0;  1 drivers
v0x5555684ffc00_0 .net "Elow", 0 0, L_0x55556913de40;  1 drivers
v0x5555684ffcd0_0 .net "Lhigh", 0 0, L_0x55556913ceb0;  1 drivers
v0x5555684ffdd0_0 .net "Llow", 0 0, L_0x55556913e120;  1 drivers
v0x555568419ef0_0 .net *"_ivl_10", 0 0, L_0x55556913e670;  1 drivers
v0x555568419f90_0 .net *"_ivl_14", 0 0, L_0x55556913e870;  1 drivers
v0x55556841a030_0 .net "i_src_a", 3 0, L_0x55556913e950;  1 drivers
v0x55556841a0f0_0 .net "i_src_b", 3 0, L_0x55556913e9f0;  1 drivers
v0x55556841a1d0_0 .net "o_eq", 0 0, L_0x55556913e490;  alias, 1 drivers
v0x55556841a320_0 .net "o_gt", 0 0, L_0x55556913e8e0;  1 drivers
v0x5555685436a0_0 .net "o_lt", 0 0, L_0x55556913e770;  alias, 1 drivers
L_0x55556913d090 .part L_0x55556913e950, 2, 2;
L_0x55556913d130 .part L_0x55556913e9f0, 2, 2;
L_0x55556913e300 .part L_0x55556913e950, 0, 2;
L_0x55556913e3a0 .part L_0x55556913e9f0, 0, 2;
S_0x555568965640 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568965db0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913cbd0 .functor AND 1, L_0x55556913bfd0, L_0x55556913c590, C4<1>, C4<1>;
L_0x55556913cdb0 .functor AND 1, L_0x55556913bfd0, L_0x55556913c760, C4<1>, C4<1>;
L_0x55556913ceb0 .functor OR 1, L_0x55556913cdb0, L_0x55556913c150, C4<0>, C4<0>;
L_0x55556913cfb0 .functor OR 1, L_0x55556913cbd0, L_0x55556913ceb0, C4<0>, C4<0>;
L_0x55556913d020 .functor NOT 1, L_0x55556913cfb0, C4<0>, C4<0>, C4<0>;
v0x5555685199b0_0 .net "Ehigh", 0 0, L_0x55556913bfd0;  1 drivers
v0x555568519a70_0 .net "Elow", 0 0, L_0x55556913c590;  1 drivers
v0x555568519b30_0 .net "Lhigh", 0 0, L_0x55556913c150;  1 drivers
v0x555568519c30_0 .net "Llow", 0 0, L_0x55556913c760;  1 drivers
v0x555568418da0_0 .net *"_ivl_10", 0 0, L_0x55556913cdb0;  1 drivers
v0x555568418e40_0 .net *"_ivl_14", 0 0, L_0x55556913cfb0;  1 drivers
v0x555568418ee0_0 .net "i_src_a", 1 0, L_0x55556913d090;  1 drivers
v0x555568418fa0_0 .net "i_src_b", 1 0, L_0x55556913d130;  1 drivers
v0x555568419080_0 .net "o_eq", 0 0, L_0x55556913cbd0;  alias, 1 drivers
v0x5555684191d0_0 .net "o_gt", 0 0, L_0x55556913d020;  1 drivers
v0x5555685098f0_0 .net "o_lt", 0 0, L_0x55556913ceb0;  alias, 1 drivers
L_0x55556913c3e0 .part L_0x55556913d090, 1, 1;
L_0x55556913c480 .part L_0x55556913d130, 1, 1;
L_0x55556913c9f0 .part L_0x55556913d090, 0, 1;
L_0x55556913cae0 .part L_0x55556913d130, 0, 1;
S_0x55556896f270 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568965640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913bf60 .functor XOR 1, L_0x55556913c3e0, L_0x55556913c480, C4<0>, C4<0>;
L_0x55556913bfd0 .functor NOT 1, L_0x55556913bf60, C4<0>, C4<0>, C4<0>;
L_0x55556913c090 .functor NOT 1, L_0x55556913c3e0, C4<0>, C4<0>, C4<0>;
L_0x55556913c150 .functor AND 1, L_0x55556913c090, L_0x55556913c480, C4<1>, C4<1>;
L_0x55556913c2b0 .functor OR 1, L_0x55556913bfd0, L_0x55556913c150, C4<0>, C4<0>;
L_0x55556913c320 .functor NOT 1, L_0x55556913c2b0, C4<0>, C4<0>, C4<0>;
v0x55556896eb00_0 .net *"_ivl_0", 0 0, L_0x55556913bf60;  1 drivers
v0x55556896ec00_0 .net *"_ivl_4", 0 0, L_0x55556913c090;  1 drivers
v0x55556896e390_0 .net *"_ivl_8", 0 0, L_0x55556913c2b0;  1 drivers
v0x55556896e480_0 .net "i_src_a", 0 0, L_0x55556913c3e0;  1 drivers
v0x55556896dc20_0 .net "i_src_b", 0 0, L_0x55556913c480;  1 drivers
v0x55556896dd30_0 .net "o_eq", 0 0, L_0x55556913bfd0;  alias, 1 drivers
v0x55556896d4b0_0 .net "o_gt", 0 0, L_0x55556913c320;  1 drivers
v0x55556896d570_0 .net "o_lt", 0 0, L_0x55556913c150;  alias, 1 drivers
S_0x55556896cd40 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568965640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913c520 .functor XOR 1, L_0x55556913c9f0, L_0x55556913cae0, C4<0>, C4<0>;
L_0x55556913c590 .functor NOT 1, L_0x55556913c520, C4<0>, C4<0>, C4<0>;
L_0x55556913c6a0 .functor NOT 1, L_0x55556913c9f0, C4<0>, C4<0>, C4<0>;
L_0x55556913c760 .functor AND 1, L_0x55556913c6a0, L_0x55556913cae0, C4<1>, C4<1>;
L_0x55556913c8c0 .functor OR 1, L_0x55556913c590, L_0x55556913c760, C4<0>, C4<0>;
L_0x55556913c930 .functor NOT 1, L_0x55556913c8c0, C4<0>, C4<0>, C4<0>;
v0x55556896c680_0 .net *"_ivl_0", 0 0, L_0x55556913c520;  1 drivers
v0x555568a0cc50_0 .net *"_ivl_4", 0 0, L_0x55556913c6a0;  1 drivers
v0x555568a0cd30_0 .net *"_ivl_8", 0 0, L_0x55556913c8c0;  1 drivers
v0x555568cbfa90_0 .net "i_src_a", 0 0, L_0x55556913c9f0;  1 drivers
v0x555568cbfb50_0 .net "i_src_b", 0 0, L_0x55556913cae0;  1 drivers
v0x55556894bad0_0 .net "o_eq", 0 0, L_0x55556913c590;  alias, 1 drivers
v0x55556894bb90_0 .net "o_gt", 0 0, L_0x55556913c930;  1 drivers
v0x555568519850_0 .net "o_lt", 0 0, L_0x55556913c760;  alias, 1 drivers
S_0x555568509a30 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568965db0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913de40 .functor AND 1, L_0x55556913d240, L_0x55556913d800, C4<1>, C4<1>;
L_0x55556913e020 .functor AND 1, L_0x55556913d240, L_0x55556913d9d0, C4<1>, C4<1>;
L_0x55556913e120 .functor OR 1, L_0x55556913e020, L_0x55556913d3c0, C4<0>, C4<0>;
L_0x55556913e220 .functor OR 1, L_0x55556913de40, L_0x55556913e120, C4<0>, C4<0>;
L_0x55556913e290 .functor NOT 1, L_0x55556913e220, C4<0>, C4<0>, C4<0>;
v0x555568449050_0 .net "Ehigh", 0 0, L_0x55556913d240;  1 drivers
v0x555568449110_0 .net "Elow", 0 0, L_0x55556913d800;  1 drivers
v0x5555684491e0_0 .net "Lhigh", 0 0, L_0x55556913d3c0;  1 drivers
v0x5555684492e0_0 .net "Llow", 0 0, L_0x55556913d9d0;  1 drivers
v0x555568501ed0_0 .net *"_ivl_10", 0 0, L_0x55556913e020;  1 drivers
v0x555568501fc0_0 .net *"_ivl_14", 0 0, L_0x55556913e220;  1 drivers
v0x555568502060_0 .net "i_src_a", 1 0, L_0x55556913e300;  1 drivers
v0x555568502120_0 .net "i_src_b", 1 0, L_0x55556913e3a0;  1 drivers
v0x555568502200_0 .net "o_eq", 0 0, L_0x55556913de40;  alias, 1 drivers
v0x5555685022c0_0 .net "o_gt", 0 0, L_0x55556913e290;  1 drivers
v0x5555684ffa00_0 .net "o_lt", 0 0, L_0x55556913e120;  alias, 1 drivers
L_0x55556913d650 .part L_0x55556913e300, 1, 1;
L_0x55556913d6f0 .part L_0x55556913e3a0, 1, 1;
L_0x55556913dc60 .part L_0x55556913e300, 0, 1;
L_0x55556913dd50 .part L_0x55556913e3a0, 0, 1;
S_0x5555684880a0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568509a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913d1d0 .functor XOR 1, L_0x55556913d650, L_0x55556913d6f0, C4<0>, C4<0>;
L_0x55556913d240 .functor NOT 1, L_0x55556913d1d0, C4<0>, C4<0>, C4<0>;
L_0x55556913d300 .functor NOT 1, L_0x55556913d650, C4<0>, C4<0>, C4<0>;
L_0x55556913d3c0 .functor AND 1, L_0x55556913d300, L_0x55556913d6f0, C4<1>, C4<1>;
L_0x55556913d520 .functor OR 1, L_0x55556913d240, L_0x55556913d3c0, C4<0>, C4<0>;
L_0x55556913d590 .functor NOT 1, L_0x55556913d520, C4<0>, C4<0>, C4<0>;
v0x555568488360_0 .net *"_ivl_0", 0 0, L_0x55556913d1d0;  1 drivers
v0x555568488460_0 .net *"_ivl_4", 0 0, L_0x55556913d300;  1 drivers
v0x555568509c90_0 .net *"_ivl_8", 0 0, L_0x55556913d520;  1 drivers
v0x55556843f320_0 .net "i_src_a", 0 0, L_0x55556913d650;  1 drivers
v0x55556843f3e0_0 .net "i_src_b", 0 0, L_0x55556913d6f0;  1 drivers
v0x55556843f4f0_0 .net "o_eq", 0 0, L_0x55556913d240;  alias, 1 drivers
v0x55556843f5b0_0 .net "o_gt", 0 0, L_0x55556913d590;  1 drivers
v0x55556843f670_0 .net "o_lt", 0 0, L_0x55556913d3c0;  alias, 1 drivers
S_0x5555684850b0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568509a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913d790 .functor XOR 1, L_0x55556913dc60, L_0x55556913dd50, C4<0>, C4<0>;
L_0x55556913d800 .functor NOT 1, L_0x55556913d790, C4<0>, C4<0>, C4<0>;
L_0x55556913d910 .functor NOT 1, L_0x55556913dc60, C4<0>, C4<0>, C4<0>;
L_0x55556913d9d0 .functor AND 1, L_0x55556913d910, L_0x55556913dd50, C4<1>, C4<1>;
L_0x55556913db30 .functor OR 1, L_0x55556913d800, L_0x55556913d9d0, C4<0>, C4<0>;
L_0x55556913dba0 .functor NOT 1, L_0x55556913db30, C4<0>, C4<0>, C4<0>;
v0x555568485340_0 .net *"_ivl_0", 0 0, L_0x55556913d790;  1 drivers
v0x555568485420_0 .net *"_ivl_4", 0 0, L_0x55556913d910;  1 drivers
v0x5555685305d0_0 .net *"_ivl_8", 0 0, L_0x55556913db30;  1 drivers
v0x5555685306c0_0 .net "i_src_a", 0 0, L_0x55556913dc60;  1 drivers
v0x555568530780_0 .net "i_src_b", 0 0, L_0x55556913dd50;  1 drivers
v0x555568530890_0 .net "o_eq", 0 0, L_0x55556913d800;  alias, 1 drivers
v0x555568530950_0 .net "o_gt", 0 0, L_0x55556913dba0;  1 drivers
v0x555568448ef0_0 .net "o_lt", 0 0, L_0x55556913d9d0;  alias, 1 drivers
S_0x555568543800 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x555568966c90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556912bae0 .functor AND 1, L_0x55556913f700, L_0x5555691409f0, C4<1>, C4<1>;
L_0x555569014ec0 .functor AND 1, L_0x55556913f700, L_0x555569140cd0, C4<1>, C4<1>;
L_0x555569140ff0 .functor OR 1, L_0x555569014ec0, L_0x55556913f9e0, C4<0>, C4<0>;
L_0x5555691410f0 .functor OR 1, L_0x55556912bae0, L_0x555569140ff0, C4<0>, C4<0>;
L_0x555569141160 .functor NOT 1, L_0x5555691410f0, C4<0>, C4<0>, C4<0>;
v0x55556851fbd0_0 .net "Ehigh", 0 0, L_0x55556913f700;  1 drivers
v0x55556851fc90_0 .net "Elow", 0 0, L_0x5555691409f0;  1 drivers
v0x555568438360_0 .net "Lhigh", 0 0, L_0x55556913f9e0;  1 drivers
v0x555568438460_0 .net "Llow", 0 0, L_0x555569140cd0;  1 drivers
v0x555568438530_0 .net *"_ivl_10", 0 0, L_0x555569014ec0;  1 drivers
v0x5555684385d0_0 .net *"_ivl_14", 0 0, L_0x5555691410f0;  1 drivers
v0x555568438670_0 .net "i_src_a", 3 0, L_0x5555691411d0;  1 drivers
v0x555568438730_0 .net "i_src_b", 3 0, L_0x555569141270;  1 drivers
v0x555568fd3f80_0 .net "o_eq", 0 0, L_0x55556912bae0;  alias, 1 drivers
v0x555568fd40b0_0 .net "o_gt", 0 0, L_0x555569141160;  1 drivers
v0x555568fd4150_0 .net "o_lt", 0 0, L_0x555569140ff0;  alias, 1 drivers
L_0x55556913fbc0 .part L_0x5555691411d0, 2, 2;
L_0x55556913fc60 .part L_0x555569141270, 2, 2;
L_0x555569140eb0 .part L_0x5555691411d0, 0, 2;
L_0x555569140f50 .part L_0x555569141270, 0, 2;
S_0x55556841c230 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568543800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913f700 .functor AND 1, L_0x55556913eb00, L_0x55556913f0c0, C4<1>, C4<1>;
L_0x55556913f8e0 .functor AND 1, L_0x55556913eb00, L_0x55556913f290, C4<1>, C4<1>;
L_0x55556913f9e0 .functor OR 1, L_0x55556913f8e0, L_0x55556913ec80, C4<0>, C4<0>;
L_0x55556913fae0 .functor OR 1, L_0x55556913f700, L_0x55556913f9e0, C4<0>, C4<0>;
L_0x55556913fb50 .functor NOT 1, L_0x55556913fae0, C4<0>, C4<0>, C4<0>;
v0x55556855ccc0_0 .net "Ehigh", 0 0, L_0x55556913eb00;  1 drivers
v0x555568492c10_0 .net "Elow", 0 0, L_0x55556913f0c0;  1 drivers
v0x555568492ce0_0 .net "Lhigh", 0 0, L_0x55556913ec80;  1 drivers
v0x555568492de0_0 .net "Llow", 0 0, L_0x55556913f290;  1 drivers
v0x555568492eb0_0 .net *"_ivl_10", 0 0, L_0x55556913f8e0;  1 drivers
v0x555568492fa0_0 .net *"_ivl_14", 0 0, L_0x55556913fae0;  1 drivers
v0x555568493040_0 .net "i_src_a", 1 0, L_0x55556913fbc0;  1 drivers
v0x5555683cad40_0 .net "i_src_b", 1 0, L_0x55556913fc60;  1 drivers
v0x5555683cae20_0 .net "o_eq", 0 0, L_0x55556913f700;  alias, 1 drivers
v0x5555683caee0_0 .net "o_gt", 0 0, L_0x55556913fb50;  1 drivers
v0x5555683cafa0_0 .net "o_lt", 0 0, L_0x55556913f9e0;  alias, 1 drivers
L_0x55556913ef10 .part L_0x55556913fbc0, 1, 1;
L_0x55556913efb0 .part L_0x55556913fc60, 1, 1;
L_0x55556913f520 .part L_0x55556913fbc0, 0, 1;
L_0x55556913f610 .part L_0x55556913fc60, 0, 1;
S_0x55556841c4f0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55556841c230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913ea90 .functor XOR 1, L_0x55556913ef10, L_0x55556913efb0, C4<0>, C4<0>;
L_0x55556913eb00 .functor NOT 1, L_0x55556913ea90, C4<0>, C4<0>, C4<0>;
L_0x55556913ebc0 .functor NOT 1, L_0x55556913ef10, C4<0>, C4<0>, C4<0>;
L_0x55556913ec80 .functor AND 1, L_0x55556913ebc0, L_0x55556913efb0, C4<1>, C4<1>;
L_0x55556913ede0 .functor OR 1, L_0x55556913eb00, L_0x55556913ec80, C4<0>, C4<0>;
L_0x55556913ee50 .functor NOT 1, L_0x55556913ede0, C4<0>, C4<0>, C4<0>;
v0x5555684fe210_0 .net *"_ivl_0", 0 0, L_0x55556913ea90;  1 drivers
v0x5555684fe310_0 .net *"_ivl_4", 0 0, L_0x55556913ebc0;  1 drivers
v0x5555684fe3f0_0 .net *"_ivl_8", 0 0, L_0x55556913ede0;  1 drivers
v0x5555684fe4e0_0 .net "i_src_a", 0 0, L_0x55556913ef10;  1 drivers
v0x5555684fe5a0_0 .net "i_src_b", 0 0, L_0x55556913efb0;  1 drivers
v0x555568472dc0_0 .net "o_eq", 0 0, L_0x55556913eb00;  alias, 1 drivers
v0x555568472e80_0 .net "o_gt", 0 0, L_0x55556913ee50;  1 drivers
v0x555568472f40_0 .net "o_lt", 0 0, L_0x55556913ec80;  alias, 1 drivers
S_0x5555684730a0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55556841c230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913f050 .functor XOR 1, L_0x55556913f520, L_0x55556913f610, C4<0>, C4<0>;
L_0x55556913f0c0 .functor NOT 1, L_0x55556913f050, C4<0>, C4<0>, C4<0>;
L_0x55556913f1d0 .functor NOT 1, L_0x55556913f520, C4<0>, C4<0>, C4<0>;
L_0x55556913f290 .functor AND 1, L_0x55556913f1d0, L_0x55556913f610, C4<1>, C4<1>;
L_0x55556913f3f0 .functor OR 1, L_0x55556913f0c0, L_0x55556913f290, C4<0>, C4<0>;
L_0x55556913f460 .functor NOT 1, L_0x55556913f3f0, C4<0>, C4<0>, C4<0>;
v0x555568467190_0 .net *"_ivl_0", 0 0, L_0x55556913f050;  1 drivers
v0x555568467290_0 .net *"_ivl_4", 0 0, L_0x55556913f1d0;  1 drivers
v0x555568467370_0 .net *"_ivl_8", 0 0, L_0x55556913f3f0;  1 drivers
v0x555568467460_0 .net "i_src_a", 0 0, L_0x55556913f520;  1 drivers
v0x55556855c8d0_0 .net "i_src_b", 0 0, L_0x55556913f610;  1 drivers
v0x55556855c9e0_0 .net "o_eq", 0 0, L_0x55556913f0c0;  alias, 1 drivers
v0x55556855caa0_0 .net "o_gt", 0 0, L_0x55556913f460;  1 drivers
v0x55556855cb60_0 .net "o_lt", 0 0, L_0x55556913f290;  alias, 1 drivers
S_0x555568507e30 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568543800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555691409f0 .functor AND 1, L_0x55556913fd70, L_0x555569140370, C4<1>, C4<1>;
L_0x555569140bd0 .functor AND 1, L_0x55556913fd70, L_0x555569140540, C4<1>, C4<1>;
L_0x555569140cd0 .functor OR 1, L_0x555569140bd0, L_0x55556913fef0, C4<0>, C4<0>;
L_0x555569140dd0 .functor OR 1, L_0x5555691409f0, L_0x555569140cd0, C4<0>, C4<0>;
L_0x555569140e40 .functor NOT 1, L_0x555569140dd0, C4<0>, C4<0>, C4<0>;
v0x5555684c4b30_0 .net "Ehigh", 0 0, L_0x55556913fd70;  1 drivers
v0x5555684c4bf0_0 .net "Elow", 0 0, L_0x555569140370;  1 drivers
v0x55556840f980_0 .net "Lhigh", 0 0, L_0x55556913fef0;  1 drivers
v0x55556840fa80_0 .net "Llow", 0 0, L_0x555569140540;  1 drivers
v0x55556840fb50_0 .net *"_ivl_10", 0 0, L_0x555569140bd0;  1 drivers
v0x55556840fc40_0 .net *"_ivl_14", 0 0, L_0x555569140dd0;  1 drivers
v0x55556840fce0_0 .net "i_src_a", 1 0, L_0x555569140eb0;  1 drivers
v0x55556840fda0_0 .net "i_src_b", 1 0, L_0x555569140f50;  1 drivers
v0x55556851f860_0 .net "o_eq", 0 0, L_0x5555691409f0;  alias, 1 drivers
v0x55556851f9b0_0 .net "o_gt", 0 0, L_0x555569140e40;  1 drivers
v0x55556851fa70_0 .net "o_lt", 0 0, L_0x555569140cd0;  alias, 1 drivers
L_0x5555691401c0 .part L_0x555569140eb0, 1, 1;
L_0x555569140260 .part L_0x555569140f50, 1, 1;
L_0x555569140810 .part L_0x555569140eb0, 0, 1;
L_0x555569140900 .part L_0x555569140f50, 0, 1;
S_0x555568508090 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568507e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556913fd00 .functor XOR 1, L_0x5555691401c0, L_0x555569140260, C4<0>, C4<0>;
L_0x55556913fd70 .functor NOT 1, L_0x55556913fd00, C4<0>, C4<0>, C4<0>;
L_0x55556913fe30 .functor NOT 1, L_0x5555691401c0, C4<0>, C4<0>, C4<0>;
L_0x55556913fef0 .functor AND 1, L_0x55556913fe30, L_0x555569140260, C4<1>, C4<1>;
L_0x555569140050 .functor OR 1, L_0x55556913fd70, L_0x55556913fef0, C4<0>, C4<0>;
L_0x5555691400c0 .functor NOT 1, L_0x555569140050, C4<0>, C4<0>, C4<0>;
v0x5555685270b0_0 .net *"_ivl_0", 0 0, L_0x55556913fd00;  1 drivers
v0x5555685271b0_0 .net *"_ivl_4", 0 0, L_0x55556913fe30;  1 drivers
v0x555568527290_0 .net *"_ivl_8", 0 0, L_0x555569140050;  1 drivers
v0x555568527380_0 .net "i_src_a", 0 0, L_0x5555691401c0;  1 drivers
v0x555568527440_0 .net "i_src_b", 0 0, L_0x555569140260;  1 drivers
v0x5555684a7ba0_0 .net "o_eq", 0 0, L_0x55556913fd70;  alias, 1 drivers
v0x5555684a7c60_0 .net "o_gt", 0 0, L_0x5555691400c0;  1 drivers
v0x5555684a7d20_0 .net "o_lt", 0 0, L_0x55556913fef0;  alias, 1 drivers
S_0x5555684a7e80 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568507e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569140300 .functor XOR 1, L_0x555569140810, L_0x555569140900, C4<0>, C4<0>;
L_0x555569140370 .functor NOT 1, L_0x555569140300, C4<0>, C4<0>, C4<0>;
L_0x555569140480 .functor NOT 1, L_0x555569140810, C4<0>, C4<0>, C4<0>;
L_0x555569140540 .functor AND 1, L_0x555569140480, L_0x555569140900, C4<1>, C4<1>;
L_0x5555691406a0 .functor OR 1, L_0x555569140370, L_0x555569140540, C4<0>, C4<0>;
L_0x555569140710 .functor NOT 1, L_0x5555691406a0, C4<0>, C4<0>, C4<0>;
v0x5555685ac7b0_0 .net *"_ivl_0", 0 0, L_0x555569140300;  1 drivers
v0x5555685ac890_0 .net *"_ivl_4", 0 0, L_0x555569140480;  1 drivers
v0x5555685ac970_0 .net *"_ivl_8", 0 0, L_0x5555691406a0;  1 drivers
v0x5555685aca60_0 .net "i_src_a", 0 0, L_0x555569140810;  1 drivers
v0x5555685acb20_0 .net "i_src_b", 0 0, L_0x555569140900;  1 drivers
v0x5555684c4870_0 .net "o_eq", 0 0, L_0x555569140370;  alias, 1 drivers
v0x5555684c4910_0 .net "o_gt", 0 0, L_0x555569140710;  1 drivers
v0x5555684c49d0_0 .net "o_lt", 0 0, L_0x555569140540;  alias, 1 drivers
S_0x555568ff3760 .scope module, "com16bit_low" "comparator_16bit" 25 50, 25 151 0, S_0x555568c606d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914da80 .functor AND 1, L_0x555569147780, L_0x55556914d430, C4<1>, C4<1>;
L_0x55556914dc10 .functor AND 1, L_0x555569147780, L_0x55556914d710, C4<1>, C4<1>;
L_0x55556914dd10 .functor OR 1, L_0x55556914dc10, L_0x555569147a60, C4<0>, C4<0>;
L_0x55556914de10 .functor OR 1, L_0x55556914da80, L_0x55556914dd10, C4<0>, C4<0>;
L_0x55556914dfa0 .functor NOT 1, L_0x55556914de10, C4<0>, C4<0>, C4<0>;
v0x555569008b10_0 .net "Ehigh", 0 0, L_0x555569147780;  1 drivers
v0x555569008bd0_0 .net "Elow", 0 0, L_0x55556914d430;  1 drivers
v0x555569008ca0_0 .net "Lhigh", 0 0, L_0x555569147a60;  1 drivers
v0x555569008da0_0 .net "Llow", 0 0, L_0x55556914d710;  1 drivers
v0x555569008e70_0 .net *"_ivl_10", 0 0, L_0x55556914dc10;  1 drivers
v0x555569008f10_0 .net *"_ivl_14", 0 0, L_0x55556914de10;  1 drivers
v0x555569008fb0_0 .net "i_src_a", 15 0, L_0x55556914e010;  1 drivers
v0x555569009070_0 .net "i_src_b", 15 0, L_0x55556914e0b0;  1 drivers
v0x555569009150_0 .net "o_eq", 0 0, L_0x55556914da80;  alias, 1 drivers
v0x5555690092a0_0 .net "o_gt", 0 0, L_0x55556914dfa0;  alias, 1 drivers
v0x555569009360_0 .net "o_lt", 0 0, L_0x55556914dd10;  alias, 1 drivers
L_0x555569147c40 .part L_0x55556914e010, 8, 8;
L_0x555569147ce0 .part L_0x55556914e0b0, 8, 8;
L_0x55556914d8f0 .part L_0x55556914e010, 0, 8;
L_0x55556914d990 .part L_0x55556914e0b0, 0, 8;
S_0x555568ff39c0 .scope module, "com8bit_high" "comparator_8bit" 25 162, 25 128 0, S_0x555568ff3760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569147780 .functor AND 1, L_0x555569144600, L_0x555569147130, C4<1>, C4<1>;
L_0x555569147960 .functor AND 1, L_0x555569144600, L_0x555569147410, C4<1>, C4<1>;
L_0x555569147a60 .functor OR 1, L_0x555569147960, L_0x5555691448e0, C4<0>, C4<0>;
L_0x555569147b60 .functor OR 1, L_0x555569147780, L_0x555569147a60, C4<0>, C4<0>;
L_0x555569147bd0 .functor NOT 1, L_0x555569147b60, C4<0>, C4<0>, C4<0>;
v0x555568ffd8f0_0 .net "Ehigh", 0 0, L_0x555569144600;  1 drivers
v0x555568ffd9b0_0 .net "Elow", 0 0, L_0x555569147130;  1 drivers
v0x555568ffda80_0 .net "Lhigh", 0 0, L_0x5555691448e0;  1 drivers
v0x555568ffdb80_0 .net "Llow", 0 0, L_0x555569147410;  1 drivers
v0x555568ffdc50_0 .net *"_ivl_10", 0 0, L_0x555569147960;  1 drivers
v0x555568ffdcf0_0 .net *"_ivl_14", 0 0, L_0x555569147b60;  1 drivers
v0x555568ffdd90_0 .net "i_src_a", 7 0, L_0x555569147c40;  1 drivers
v0x555568ffde50_0 .net "i_src_b", 7 0, L_0x555569147ce0;  1 drivers
v0x555568ffdf30_0 .net "o_eq", 0 0, L_0x555569147780;  alias, 1 drivers
v0x555568ffe080_0 .net "o_gt", 0 0, L_0x555569147bd0;  1 drivers
v0x555568ffe140_0 .net "o_lt", 0 0, L_0x555569147a60;  alias, 1 drivers
L_0x555569144ac0 .part L_0x555569147c40, 4, 4;
L_0x555569144b60 .part L_0x555569147ce0, 4, 4;
L_0x5555691475f0 .part L_0x555569147c40, 0, 4;
L_0x555569147690 .part L_0x555569147ce0, 0, 4;
S_0x555568ff3c70 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x555568ff39c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569144600 .functor AND 1, L_0x555569142d40, L_0x555569143fb0, C4<1>, C4<1>;
L_0x5555691447e0 .functor AND 1, L_0x555569142d40, L_0x555569144290, C4<1>, C4<1>;
L_0x5555691448e0 .functor OR 1, L_0x5555691447e0, L_0x555569143020, C4<0>, C4<0>;
L_0x5555691449e0 .functor OR 1, L_0x555569144600, L_0x5555691448e0, C4<0>, C4<0>;
L_0x555569144a50 .functor NOT 1, L_0x5555691449e0, C4<0>, C4<0>, C4<0>;
v0x555568ff8150_0 .net "Ehigh", 0 0, L_0x555569142d40;  1 drivers
v0x555568ff8210_0 .net "Elow", 0 0, L_0x555569143fb0;  1 drivers
v0x555568ff82e0_0 .net "Lhigh", 0 0, L_0x555569143020;  1 drivers
v0x555568ff83e0_0 .net "Llow", 0 0, L_0x555569144290;  1 drivers
v0x555568ff84b0_0 .net *"_ivl_10", 0 0, L_0x5555691447e0;  1 drivers
v0x555568ff8550_0 .net *"_ivl_14", 0 0, L_0x5555691449e0;  1 drivers
v0x555568ff85f0_0 .net "i_src_a", 3 0, L_0x555569144ac0;  1 drivers
v0x555568ff86b0_0 .net "i_src_b", 3 0, L_0x555569144b60;  1 drivers
v0x555568ff8790_0 .net "o_eq", 0 0, L_0x555569144600;  alias, 1 drivers
v0x555568ff88e0_0 .net "o_gt", 0 0, L_0x555569144a50;  1 drivers
v0x555568ff89a0_0 .net "o_lt", 0 0, L_0x5555691448e0;  alias, 1 drivers
L_0x555569143200 .part L_0x555569144ac0, 2, 2;
L_0x5555691432a0 .part L_0x555569144b60, 2, 2;
L_0x555569144470 .part L_0x555569144ac0, 0, 2;
L_0x555569144510 .part L_0x555569144b60, 0, 2;
S_0x555568ff3f50 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568ff3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569142d40 .functor AND 1, L_0x555569142140, L_0x555569142700, C4<1>, C4<1>;
L_0x555569142f20 .functor AND 1, L_0x555569142140, L_0x5555691428d0, C4<1>, C4<1>;
L_0x555569143020 .functor OR 1, L_0x555569142f20, L_0x5555691422c0, C4<0>, C4<0>;
L_0x555569143120 .functor OR 1, L_0x555569142d40, L_0x555569143020, C4<0>, C4<0>;
L_0x555569143190 .functor NOT 1, L_0x555569143120, C4<0>, C4<0>, C4<0>;
v0x555568ff56a0_0 .net "Ehigh", 0 0, L_0x555569142140;  1 drivers
v0x555568ff5760_0 .net "Elow", 0 0, L_0x555569142700;  1 drivers
v0x555568ff5830_0 .net "Lhigh", 0 0, L_0x5555691422c0;  1 drivers
v0x555568ff5930_0 .net "Llow", 0 0, L_0x5555691428d0;  1 drivers
v0x555568ff5a00_0 .net *"_ivl_10", 0 0, L_0x555569142f20;  1 drivers
v0x555568ff5af0_0 .net *"_ivl_14", 0 0, L_0x555569143120;  1 drivers
v0x555568ff5b90_0 .net "i_src_a", 1 0, L_0x555569143200;  1 drivers
v0x555568ff5c50_0 .net "i_src_b", 1 0, L_0x5555691432a0;  1 drivers
v0x555568ff5d30_0 .net "o_eq", 0 0, L_0x555569142d40;  alias, 1 drivers
v0x555568ff5e80_0 .net "o_gt", 0 0, L_0x555569143190;  1 drivers
v0x555568ff5f40_0 .net "o_lt", 0 0, L_0x555569143020;  alias, 1 drivers
L_0x555569142550 .part L_0x555569143200, 1, 1;
L_0x5555691425f0 .part L_0x5555691432a0, 1, 1;
L_0x555569142b60 .part L_0x555569143200, 0, 1;
L_0x555569142c50 .part L_0x5555691432a0, 0, 1;
S_0x555568ff4230 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568ff3f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555691420d0 .functor XOR 1, L_0x555569142550, L_0x5555691425f0, C4<0>, C4<0>;
L_0x555569142140 .functor NOT 1, L_0x5555691420d0, C4<0>, C4<0>, C4<0>;
L_0x555569142200 .functor NOT 1, L_0x555569142550, C4<0>, C4<0>, C4<0>;
L_0x5555691422c0 .functor AND 1, L_0x555569142200, L_0x5555691425f0, C4<1>, C4<1>;
L_0x555569142420 .functor OR 1, L_0x555569142140, L_0x5555691422c0, C4<0>, C4<0>;
L_0x555569142490 .functor NOT 1, L_0x555569142420, C4<0>, C4<0>, C4<0>;
v0x555568ff4510_0 .net *"_ivl_0", 0 0, L_0x5555691420d0;  1 drivers
v0x555568ff4610_0 .net *"_ivl_4", 0 0, L_0x555569142200;  1 drivers
v0x555568ff46f0_0 .net *"_ivl_8", 0 0, L_0x555569142420;  1 drivers
v0x555568ff47e0_0 .net "i_src_a", 0 0, L_0x555569142550;  1 drivers
v0x555568ff48a0_0 .net "i_src_b", 0 0, L_0x5555691425f0;  1 drivers
v0x555568ff49b0_0 .net "o_eq", 0 0, L_0x555569142140;  alias, 1 drivers
v0x555568ff4a70_0 .net "o_gt", 0 0, L_0x555569142490;  1 drivers
v0x555568ff4b30_0 .net "o_lt", 0 0, L_0x5555691422c0;  alias, 1 drivers
S_0x555568ff4c90 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568ff3f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569142690 .functor XOR 1, L_0x555569142b60, L_0x555569142c50, C4<0>, C4<0>;
L_0x555569142700 .functor NOT 1, L_0x555569142690, C4<0>, C4<0>, C4<0>;
L_0x555569142810 .functor NOT 1, L_0x555569142b60, C4<0>, C4<0>, C4<0>;
L_0x5555691428d0 .functor AND 1, L_0x555569142810, L_0x555569142c50, C4<1>, C4<1>;
L_0x555569142a30 .functor OR 1, L_0x555569142700, L_0x5555691428d0, C4<0>, C4<0>;
L_0x555569142aa0 .functor NOT 1, L_0x555569142a30, C4<0>, C4<0>, C4<0>;
v0x555568ff4f40_0 .net *"_ivl_0", 0 0, L_0x555569142690;  1 drivers
v0x555568ff5020_0 .net *"_ivl_4", 0 0, L_0x555569142810;  1 drivers
v0x555568ff5100_0 .net *"_ivl_8", 0 0, L_0x555569142a30;  1 drivers
v0x555568ff51f0_0 .net "i_src_a", 0 0, L_0x555569142b60;  1 drivers
v0x555568ff52b0_0 .net "i_src_b", 0 0, L_0x555569142c50;  1 drivers
v0x555568ff53c0_0 .net "o_eq", 0 0, L_0x555569142700;  alias, 1 drivers
v0x555568ff5480_0 .net "o_gt", 0 0, L_0x555569142aa0;  1 drivers
v0x555568ff5540_0 .net "o_lt", 0 0, L_0x5555691428d0;  alias, 1 drivers
S_0x555568ff60a0 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568ff3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569143fb0 .functor AND 1, L_0x5555691433b0, L_0x555569143970, C4<1>, C4<1>;
L_0x555569144190 .functor AND 1, L_0x5555691433b0, L_0x555569143b40, C4<1>, C4<1>;
L_0x555569144290 .functor OR 1, L_0x555569144190, L_0x555569143530, C4<0>, C4<0>;
L_0x555569144390 .functor OR 1, L_0x555569143fb0, L_0x555569144290, C4<0>, C4<0>;
L_0x555569144400 .functor NOT 1, L_0x555569144390, C4<0>, C4<0>, C4<0>;
v0x555568ff7750_0 .net "Ehigh", 0 0, L_0x5555691433b0;  1 drivers
v0x555568ff7810_0 .net "Elow", 0 0, L_0x555569143970;  1 drivers
v0x555568ff78e0_0 .net "Lhigh", 0 0, L_0x555569143530;  1 drivers
v0x555568ff79e0_0 .net "Llow", 0 0, L_0x555569143b40;  1 drivers
v0x555568ff7ab0_0 .net *"_ivl_10", 0 0, L_0x555569144190;  1 drivers
v0x555568ff7ba0_0 .net *"_ivl_14", 0 0, L_0x555569144390;  1 drivers
v0x555568ff7c40_0 .net "i_src_a", 1 0, L_0x555569144470;  1 drivers
v0x555568ff7d00_0 .net "i_src_b", 1 0, L_0x555569144510;  1 drivers
v0x555568ff7de0_0 .net "o_eq", 0 0, L_0x555569143fb0;  alias, 1 drivers
v0x555568ff7f30_0 .net "o_gt", 0 0, L_0x555569144400;  1 drivers
v0x555568ff7ff0_0 .net "o_lt", 0 0, L_0x555569144290;  alias, 1 drivers
L_0x5555691437c0 .part L_0x555569144470, 1, 1;
L_0x555569143860 .part L_0x555569144510, 1, 1;
L_0x555569143dd0 .part L_0x555569144470, 0, 1;
L_0x555569143ec0 .part L_0x555569144510, 0, 1;
S_0x555568ff6300 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568ff60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569143340 .functor XOR 1, L_0x5555691437c0, L_0x555569143860, C4<0>, C4<0>;
L_0x5555691433b0 .functor NOT 1, L_0x555569143340, C4<0>, C4<0>, C4<0>;
L_0x555569143470 .functor NOT 1, L_0x5555691437c0, C4<0>, C4<0>, C4<0>;
L_0x555569143530 .functor AND 1, L_0x555569143470, L_0x555569143860, C4<1>, C4<1>;
L_0x555569143690 .functor OR 1, L_0x5555691433b0, L_0x555569143530, C4<0>, C4<0>;
L_0x555569143700 .functor NOT 1, L_0x555569143690, C4<0>, C4<0>, C4<0>;
v0x555568ff65c0_0 .net *"_ivl_0", 0 0, L_0x555569143340;  1 drivers
v0x555568ff66c0_0 .net *"_ivl_4", 0 0, L_0x555569143470;  1 drivers
v0x555568ff67a0_0 .net *"_ivl_8", 0 0, L_0x555569143690;  1 drivers
v0x555568ff6890_0 .net "i_src_a", 0 0, L_0x5555691437c0;  1 drivers
v0x555568ff6950_0 .net "i_src_b", 0 0, L_0x555569143860;  1 drivers
v0x555568ff6a60_0 .net "o_eq", 0 0, L_0x5555691433b0;  alias, 1 drivers
v0x555568ff6b20_0 .net "o_gt", 0 0, L_0x555569143700;  1 drivers
v0x555568ff6be0_0 .net "o_lt", 0 0, L_0x555569143530;  alias, 1 drivers
S_0x555568ff6d40 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568ff60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569143900 .functor XOR 1, L_0x555569143dd0, L_0x555569143ec0, C4<0>, C4<0>;
L_0x555569143970 .functor NOT 1, L_0x555569143900, C4<0>, C4<0>, C4<0>;
L_0x555569143a80 .functor NOT 1, L_0x555569143dd0, C4<0>, C4<0>, C4<0>;
L_0x555569143b40 .functor AND 1, L_0x555569143a80, L_0x555569143ec0, C4<1>, C4<1>;
L_0x555569143ca0 .functor OR 1, L_0x555569143970, L_0x555569143b40, C4<0>, C4<0>;
L_0x555569143d10 .functor NOT 1, L_0x555569143ca0, C4<0>, C4<0>, C4<0>;
v0x555568ff6ff0_0 .net *"_ivl_0", 0 0, L_0x555569143900;  1 drivers
v0x555568ff70d0_0 .net *"_ivl_4", 0 0, L_0x555569143a80;  1 drivers
v0x555568ff71b0_0 .net *"_ivl_8", 0 0, L_0x555569143ca0;  1 drivers
v0x555568ff72a0_0 .net "i_src_a", 0 0, L_0x555569143dd0;  1 drivers
v0x555568ff7360_0 .net "i_src_b", 0 0, L_0x555569143ec0;  1 drivers
v0x555568ff7470_0 .net "o_eq", 0 0, L_0x555569143970;  alias, 1 drivers
v0x555568ff7530_0 .net "o_gt", 0 0, L_0x555569143d10;  1 drivers
v0x555568ff75f0_0 .net "o_lt", 0 0, L_0x555569143b40;  alias, 1 drivers
S_0x555568ff8b00 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x555568ff39c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569147130 .functor AND 1, L_0x555569145870, L_0x555569146ae0, C4<1>, C4<1>;
L_0x555569147310 .functor AND 1, L_0x555569145870, L_0x555569146dc0, C4<1>, C4<1>;
L_0x555569147410 .functor OR 1, L_0x555569147310, L_0x555569145b50, C4<0>, C4<0>;
L_0x555569147510 .functor OR 1, L_0x555569147130, L_0x555569147410, C4<0>, C4<0>;
L_0x555569147580 .functor NOT 1, L_0x555569147510, C4<0>, C4<0>, C4<0>;
v0x555568ffcf40_0 .net "Ehigh", 0 0, L_0x555569145870;  1 drivers
v0x555568ffd000_0 .net "Elow", 0 0, L_0x555569146ae0;  1 drivers
v0x555568ffd0d0_0 .net "Lhigh", 0 0, L_0x555569145b50;  1 drivers
v0x555568ffd1d0_0 .net "Llow", 0 0, L_0x555569146dc0;  1 drivers
v0x555568ffd2a0_0 .net *"_ivl_10", 0 0, L_0x555569147310;  1 drivers
v0x555568ffd340_0 .net *"_ivl_14", 0 0, L_0x555569147510;  1 drivers
v0x555568ffd3e0_0 .net "i_src_a", 3 0, L_0x5555691475f0;  1 drivers
v0x555568ffd4a0_0 .net "i_src_b", 3 0, L_0x555569147690;  1 drivers
v0x555568ffd580_0 .net "o_eq", 0 0, L_0x555569147130;  alias, 1 drivers
v0x555568ffd6d0_0 .net "o_gt", 0 0, L_0x555569147580;  1 drivers
v0x555568ffd790_0 .net "o_lt", 0 0, L_0x555569147410;  alias, 1 drivers
L_0x555569145d30 .part L_0x5555691475f0, 2, 2;
L_0x555569145dd0 .part L_0x555569147690, 2, 2;
L_0x555569146fa0 .part L_0x5555691475f0, 0, 2;
L_0x555569147040 .part L_0x555569147690, 0, 2;
S_0x555568ff8d60 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568ff8b00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569145870 .functor AND 1, L_0x555569144c70, L_0x555569145230, C4<1>, C4<1>;
L_0x555569145a50 .functor AND 1, L_0x555569144c70, L_0x555569145400, C4<1>, C4<1>;
L_0x555569145b50 .functor OR 1, L_0x555569145a50, L_0x555569144df0, C4<0>, C4<0>;
L_0x555569145c50 .functor OR 1, L_0x555569145870, L_0x555569145b50, C4<0>, C4<0>;
L_0x555569145cc0 .functor NOT 1, L_0x555569145c50, C4<0>, C4<0>, C4<0>;
v0x555568ffa490_0 .net "Ehigh", 0 0, L_0x555569144c70;  1 drivers
v0x555568ffa550_0 .net "Elow", 0 0, L_0x555569145230;  1 drivers
v0x555568ffa620_0 .net "Lhigh", 0 0, L_0x555569144df0;  1 drivers
v0x555568ffa720_0 .net "Llow", 0 0, L_0x555569145400;  1 drivers
v0x555568ffa7f0_0 .net *"_ivl_10", 0 0, L_0x555569145a50;  1 drivers
v0x555568ffa8e0_0 .net *"_ivl_14", 0 0, L_0x555569145c50;  1 drivers
v0x555568ffa980_0 .net "i_src_a", 1 0, L_0x555569145d30;  1 drivers
v0x555568ffaa40_0 .net "i_src_b", 1 0, L_0x555569145dd0;  1 drivers
v0x555568ffab20_0 .net "o_eq", 0 0, L_0x555569145870;  alias, 1 drivers
v0x555568ffac70_0 .net "o_gt", 0 0, L_0x555569145cc0;  1 drivers
v0x555568ffad30_0 .net "o_lt", 0 0, L_0x555569145b50;  alias, 1 drivers
L_0x555569145080 .part L_0x555569145d30, 1, 1;
L_0x555569145120 .part L_0x555569145dd0, 1, 1;
L_0x555569145690 .part L_0x555569145d30, 0, 1;
L_0x555569145780 .part L_0x555569145dd0, 0, 1;
S_0x555568ff9020 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568ff8d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569144c00 .functor XOR 1, L_0x555569145080, L_0x555569145120, C4<0>, C4<0>;
L_0x555569144c70 .functor NOT 1, L_0x555569144c00, C4<0>, C4<0>, C4<0>;
L_0x555569144d30 .functor NOT 1, L_0x555569145080, C4<0>, C4<0>, C4<0>;
L_0x555569144df0 .functor AND 1, L_0x555569144d30, L_0x555569145120, C4<1>, C4<1>;
L_0x555569144f50 .functor OR 1, L_0x555569144c70, L_0x555569144df0, C4<0>, C4<0>;
L_0x555569144fc0 .functor NOT 1, L_0x555569144f50, C4<0>, C4<0>, C4<0>;
v0x555568ff9300_0 .net *"_ivl_0", 0 0, L_0x555569144c00;  1 drivers
v0x555568ff9400_0 .net *"_ivl_4", 0 0, L_0x555569144d30;  1 drivers
v0x555568ff94e0_0 .net *"_ivl_8", 0 0, L_0x555569144f50;  1 drivers
v0x555568ff95d0_0 .net "i_src_a", 0 0, L_0x555569145080;  1 drivers
v0x555568ff9690_0 .net "i_src_b", 0 0, L_0x555569145120;  1 drivers
v0x555568ff97a0_0 .net "o_eq", 0 0, L_0x555569144c70;  alias, 1 drivers
v0x555568ff9860_0 .net "o_gt", 0 0, L_0x555569144fc0;  1 drivers
v0x555568ff9920_0 .net "o_lt", 0 0, L_0x555569144df0;  alias, 1 drivers
S_0x555568ff9a80 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568ff8d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555691451c0 .functor XOR 1, L_0x555569145690, L_0x555569145780, C4<0>, C4<0>;
L_0x555569145230 .functor NOT 1, L_0x5555691451c0, C4<0>, C4<0>, C4<0>;
L_0x555569145340 .functor NOT 1, L_0x555569145690, C4<0>, C4<0>, C4<0>;
L_0x555569145400 .functor AND 1, L_0x555569145340, L_0x555569145780, C4<1>, C4<1>;
L_0x555569145560 .functor OR 1, L_0x555569145230, L_0x555569145400, C4<0>, C4<0>;
L_0x5555691455d0 .functor NOT 1, L_0x555569145560, C4<0>, C4<0>, C4<0>;
v0x555568ff9d30_0 .net *"_ivl_0", 0 0, L_0x5555691451c0;  1 drivers
v0x555568ff9e10_0 .net *"_ivl_4", 0 0, L_0x555569145340;  1 drivers
v0x555568ff9ef0_0 .net *"_ivl_8", 0 0, L_0x555569145560;  1 drivers
v0x555568ff9fe0_0 .net "i_src_a", 0 0, L_0x555569145690;  1 drivers
v0x555568ffa0a0_0 .net "i_src_b", 0 0, L_0x555569145780;  1 drivers
v0x555568ffa1b0_0 .net "o_eq", 0 0, L_0x555569145230;  alias, 1 drivers
v0x555568ffa270_0 .net "o_gt", 0 0, L_0x5555691455d0;  1 drivers
v0x555568ffa330_0 .net "o_lt", 0 0, L_0x555569145400;  alias, 1 drivers
S_0x555568ffae90 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568ff8b00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569146ae0 .functor AND 1, L_0x555569145ee0, L_0x5555691464a0, C4<1>, C4<1>;
L_0x555569146cc0 .functor AND 1, L_0x555569145ee0, L_0x555569146670, C4<1>, C4<1>;
L_0x555569146dc0 .functor OR 1, L_0x555569146cc0, L_0x555569146060, C4<0>, C4<0>;
L_0x555569146ec0 .functor OR 1, L_0x555569146ae0, L_0x555569146dc0, C4<0>, C4<0>;
L_0x555569146f30 .functor NOT 1, L_0x555569146ec0, C4<0>, C4<0>, C4<0>;
v0x555568ffc540_0 .net "Ehigh", 0 0, L_0x555569145ee0;  1 drivers
v0x555568ffc600_0 .net "Elow", 0 0, L_0x5555691464a0;  1 drivers
v0x555568ffc6d0_0 .net "Lhigh", 0 0, L_0x555569146060;  1 drivers
v0x555568ffc7d0_0 .net "Llow", 0 0, L_0x555569146670;  1 drivers
v0x555568ffc8a0_0 .net *"_ivl_10", 0 0, L_0x555569146cc0;  1 drivers
v0x555568ffc990_0 .net *"_ivl_14", 0 0, L_0x555569146ec0;  1 drivers
v0x555568ffca30_0 .net "i_src_a", 1 0, L_0x555569146fa0;  1 drivers
v0x555568ffcaf0_0 .net "i_src_b", 1 0, L_0x555569147040;  1 drivers
v0x555568ffcbd0_0 .net "o_eq", 0 0, L_0x555569146ae0;  alias, 1 drivers
v0x555568ffcd20_0 .net "o_gt", 0 0, L_0x555569146f30;  1 drivers
v0x555568ffcde0_0 .net "o_lt", 0 0, L_0x555569146dc0;  alias, 1 drivers
L_0x5555691462f0 .part L_0x555569146fa0, 1, 1;
L_0x555569146390 .part L_0x555569147040, 1, 1;
L_0x555569146900 .part L_0x555569146fa0, 0, 1;
L_0x5555691469f0 .part L_0x555569147040, 0, 1;
S_0x555568ffb0f0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568ffae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569145e70 .functor XOR 1, L_0x5555691462f0, L_0x555569146390, C4<0>, C4<0>;
L_0x555569145ee0 .functor NOT 1, L_0x555569145e70, C4<0>, C4<0>, C4<0>;
L_0x555569145fa0 .functor NOT 1, L_0x5555691462f0, C4<0>, C4<0>, C4<0>;
L_0x555569146060 .functor AND 1, L_0x555569145fa0, L_0x555569146390, C4<1>, C4<1>;
L_0x5555691461c0 .functor OR 1, L_0x555569145ee0, L_0x555569146060, C4<0>, C4<0>;
L_0x555569146230 .functor NOT 1, L_0x5555691461c0, C4<0>, C4<0>, C4<0>;
v0x555568ffb3b0_0 .net *"_ivl_0", 0 0, L_0x555569145e70;  1 drivers
v0x555568ffb4b0_0 .net *"_ivl_4", 0 0, L_0x555569145fa0;  1 drivers
v0x555568ffb590_0 .net *"_ivl_8", 0 0, L_0x5555691461c0;  1 drivers
v0x555568ffb680_0 .net "i_src_a", 0 0, L_0x5555691462f0;  1 drivers
v0x555568ffb740_0 .net "i_src_b", 0 0, L_0x555569146390;  1 drivers
v0x555568ffb850_0 .net "o_eq", 0 0, L_0x555569145ee0;  alias, 1 drivers
v0x555568ffb910_0 .net "o_gt", 0 0, L_0x555569146230;  1 drivers
v0x555568ffb9d0_0 .net "o_lt", 0 0, L_0x555569146060;  alias, 1 drivers
S_0x555568ffbb30 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568ffae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569146430 .functor XOR 1, L_0x555569146900, L_0x5555691469f0, C4<0>, C4<0>;
L_0x5555691464a0 .functor NOT 1, L_0x555569146430, C4<0>, C4<0>, C4<0>;
L_0x5555691465b0 .functor NOT 1, L_0x555569146900, C4<0>, C4<0>, C4<0>;
L_0x555569146670 .functor AND 1, L_0x5555691465b0, L_0x5555691469f0, C4<1>, C4<1>;
L_0x5555691467d0 .functor OR 1, L_0x5555691464a0, L_0x555569146670, C4<0>, C4<0>;
L_0x555569146840 .functor NOT 1, L_0x5555691467d0, C4<0>, C4<0>, C4<0>;
v0x555568ffbde0_0 .net *"_ivl_0", 0 0, L_0x555569146430;  1 drivers
v0x555568ffbec0_0 .net *"_ivl_4", 0 0, L_0x5555691465b0;  1 drivers
v0x555568ffbfa0_0 .net *"_ivl_8", 0 0, L_0x5555691467d0;  1 drivers
v0x555568ffc090_0 .net "i_src_a", 0 0, L_0x555569146900;  1 drivers
v0x555568ffc150_0 .net "i_src_b", 0 0, L_0x5555691469f0;  1 drivers
v0x555568ffc260_0 .net "o_eq", 0 0, L_0x5555691464a0;  alias, 1 drivers
v0x555568ffc320_0 .net "o_gt", 0 0, L_0x555569146840;  1 drivers
v0x555568ffc3e0_0 .net "o_lt", 0 0, L_0x555569146670;  alias, 1 drivers
S_0x555568ffe2a0 .scope module, "com8bit_low" "comparator_8bit" 25 164, 25 128 0, S_0x555568ff3760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914d430 .functor AND 1, L_0x55556914a2b0, L_0x55556914cde0, C4<1>, C4<1>;
L_0x55556914d610 .functor AND 1, L_0x55556914a2b0, L_0x55556914d0c0, C4<1>, C4<1>;
L_0x55556914d710 .functor OR 1, L_0x55556914d610, L_0x55556914a590, C4<0>, C4<0>;
L_0x55556914d810 .functor OR 1, L_0x55556914d430, L_0x55556914d710, C4<0>, C4<0>;
L_0x55556914d880 .functor NOT 1, L_0x55556914d810, C4<0>, C4<0>, C4<0>;
v0x555569008160_0 .net "Ehigh", 0 0, L_0x55556914a2b0;  1 drivers
v0x555569008220_0 .net "Elow", 0 0, L_0x55556914cde0;  1 drivers
v0x5555690082f0_0 .net "Lhigh", 0 0, L_0x55556914a590;  1 drivers
v0x5555690083f0_0 .net "Llow", 0 0, L_0x55556914d0c0;  1 drivers
v0x5555690084c0_0 .net *"_ivl_10", 0 0, L_0x55556914d610;  1 drivers
v0x555569008560_0 .net *"_ivl_14", 0 0, L_0x55556914d810;  1 drivers
v0x555569008600_0 .net "i_src_a", 7 0, L_0x55556914d8f0;  1 drivers
v0x5555690086c0_0 .net "i_src_b", 7 0, L_0x55556914d990;  1 drivers
v0x5555690087a0_0 .net "o_eq", 0 0, L_0x55556914d430;  alias, 1 drivers
v0x5555690088f0_0 .net "o_gt", 0 0, L_0x55556914d880;  1 drivers
v0x5555690089b0_0 .net "o_lt", 0 0, L_0x55556914d710;  alias, 1 drivers
L_0x55556914a770 .part L_0x55556914d8f0, 4, 4;
L_0x55556914a810 .part L_0x55556914d990, 4, 4;
L_0x55556914d2a0 .part L_0x55556914d8f0, 0, 4;
L_0x55556914d340 .part L_0x55556914d990, 0, 4;
S_0x555568ffe500 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x555568ffe2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914a2b0 .functor AND 1, L_0x5555691489f0, L_0x555569149c60, C4<1>, C4<1>;
L_0x55556914a490 .functor AND 1, L_0x5555691489f0, L_0x555569149f40, C4<1>, C4<1>;
L_0x55556914a590 .functor OR 1, L_0x55556914a490, L_0x555569148cd0, C4<0>, C4<0>;
L_0x55556914a690 .functor OR 1, L_0x55556914a2b0, L_0x55556914a590, C4<0>, C4<0>;
L_0x55556914a700 .functor NOT 1, L_0x55556914a690, C4<0>, C4<0>, C4<0>;
v0x5555690029c0_0 .net "Ehigh", 0 0, L_0x5555691489f0;  1 drivers
v0x555569002a80_0 .net "Elow", 0 0, L_0x555569149c60;  1 drivers
v0x555569002b50_0 .net "Lhigh", 0 0, L_0x555569148cd0;  1 drivers
v0x555569002c50_0 .net "Llow", 0 0, L_0x555569149f40;  1 drivers
v0x555569002d20_0 .net *"_ivl_10", 0 0, L_0x55556914a490;  1 drivers
v0x555569002dc0_0 .net *"_ivl_14", 0 0, L_0x55556914a690;  1 drivers
v0x555569002e60_0 .net "i_src_a", 3 0, L_0x55556914a770;  1 drivers
v0x555569002f20_0 .net "i_src_b", 3 0, L_0x55556914a810;  1 drivers
v0x555569003000_0 .net "o_eq", 0 0, L_0x55556914a2b0;  alias, 1 drivers
v0x555569003150_0 .net "o_gt", 0 0, L_0x55556914a700;  1 drivers
v0x555569003210_0 .net "o_lt", 0 0, L_0x55556914a590;  alias, 1 drivers
L_0x555569148eb0 .part L_0x55556914a770, 2, 2;
L_0x555569148f50 .part L_0x55556914a810, 2, 2;
L_0x55556914a120 .part L_0x55556914a770, 0, 2;
L_0x55556914a1c0 .part L_0x55556914a810, 0, 2;
S_0x555568ffe7c0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555568ffe500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555691489f0 .functor AND 1, L_0x555569147df0, L_0x5555691483b0, C4<1>, C4<1>;
L_0x555569148bd0 .functor AND 1, L_0x555569147df0, L_0x555569148580, C4<1>, C4<1>;
L_0x555569148cd0 .functor OR 1, L_0x555569148bd0, L_0x555569147f70, C4<0>, C4<0>;
L_0x555569148dd0 .functor OR 1, L_0x5555691489f0, L_0x555569148cd0, C4<0>, C4<0>;
L_0x555569148e40 .functor NOT 1, L_0x555569148dd0, C4<0>, C4<0>, C4<0>;
v0x555568ffff10_0 .net "Ehigh", 0 0, L_0x555569147df0;  1 drivers
v0x555568ffffd0_0 .net "Elow", 0 0, L_0x5555691483b0;  1 drivers
v0x5555690000a0_0 .net "Lhigh", 0 0, L_0x555569147f70;  1 drivers
v0x5555690001a0_0 .net "Llow", 0 0, L_0x555569148580;  1 drivers
v0x555569000270_0 .net *"_ivl_10", 0 0, L_0x555569148bd0;  1 drivers
v0x555569000360_0 .net *"_ivl_14", 0 0, L_0x555569148dd0;  1 drivers
v0x555569000400_0 .net "i_src_a", 1 0, L_0x555569148eb0;  1 drivers
v0x5555690004c0_0 .net "i_src_b", 1 0, L_0x555569148f50;  1 drivers
v0x5555690005a0_0 .net "o_eq", 0 0, L_0x5555691489f0;  alias, 1 drivers
v0x5555690006f0_0 .net "o_gt", 0 0, L_0x555569148e40;  1 drivers
v0x5555690007b0_0 .net "o_lt", 0 0, L_0x555569148cd0;  alias, 1 drivers
L_0x555569148200 .part L_0x555569148eb0, 1, 1;
L_0x5555691482a0 .part L_0x555569148f50, 1, 1;
L_0x555569148810 .part L_0x555569148eb0, 0, 1;
L_0x555569148900 .part L_0x555569148f50, 0, 1;
S_0x555568ffeaa0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555568ffe7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569147d80 .functor XOR 1, L_0x555569148200, L_0x5555691482a0, C4<0>, C4<0>;
L_0x555569147df0 .functor NOT 1, L_0x555569147d80, C4<0>, C4<0>, C4<0>;
L_0x555569147eb0 .functor NOT 1, L_0x555569148200, C4<0>, C4<0>, C4<0>;
L_0x555569147f70 .functor AND 1, L_0x555569147eb0, L_0x5555691482a0, C4<1>, C4<1>;
L_0x5555691480d0 .functor OR 1, L_0x555569147df0, L_0x555569147f70, C4<0>, C4<0>;
L_0x555569148140 .functor NOT 1, L_0x5555691480d0, C4<0>, C4<0>, C4<0>;
v0x555568ffed80_0 .net *"_ivl_0", 0 0, L_0x555569147d80;  1 drivers
v0x555568ffee80_0 .net *"_ivl_4", 0 0, L_0x555569147eb0;  1 drivers
v0x555568ffef60_0 .net *"_ivl_8", 0 0, L_0x5555691480d0;  1 drivers
v0x555568fff050_0 .net "i_src_a", 0 0, L_0x555569148200;  1 drivers
v0x555568fff110_0 .net "i_src_b", 0 0, L_0x5555691482a0;  1 drivers
v0x555568fff220_0 .net "o_eq", 0 0, L_0x555569147df0;  alias, 1 drivers
v0x555568fff2e0_0 .net "o_gt", 0 0, L_0x555569148140;  1 drivers
v0x555568fff3a0_0 .net "o_lt", 0 0, L_0x555569147f70;  alias, 1 drivers
S_0x555568fff500 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555568ffe7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569148340 .functor XOR 1, L_0x555569148810, L_0x555569148900, C4<0>, C4<0>;
L_0x5555691483b0 .functor NOT 1, L_0x555569148340, C4<0>, C4<0>, C4<0>;
L_0x5555691484c0 .functor NOT 1, L_0x555569148810, C4<0>, C4<0>, C4<0>;
L_0x555569148580 .functor AND 1, L_0x5555691484c0, L_0x555569148900, C4<1>, C4<1>;
L_0x5555691486e0 .functor OR 1, L_0x5555691483b0, L_0x555569148580, C4<0>, C4<0>;
L_0x555569148750 .functor NOT 1, L_0x5555691486e0, C4<0>, C4<0>, C4<0>;
v0x555568fff7b0_0 .net *"_ivl_0", 0 0, L_0x555569148340;  1 drivers
v0x555568fff890_0 .net *"_ivl_4", 0 0, L_0x5555691484c0;  1 drivers
v0x555568fff970_0 .net *"_ivl_8", 0 0, L_0x5555691486e0;  1 drivers
v0x555568fffa60_0 .net "i_src_a", 0 0, L_0x555569148810;  1 drivers
v0x555568fffb20_0 .net "i_src_b", 0 0, L_0x555569148900;  1 drivers
v0x555568fffc30_0 .net "o_eq", 0 0, L_0x5555691483b0;  alias, 1 drivers
v0x555568fffcf0_0 .net "o_gt", 0 0, L_0x555569148750;  1 drivers
v0x555568fffdb0_0 .net "o_lt", 0 0, L_0x555569148580;  alias, 1 drivers
S_0x555569000910 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555568ffe500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569149c60 .functor AND 1, L_0x555569149060, L_0x555569149620, C4<1>, C4<1>;
L_0x555569149e40 .functor AND 1, L_0x555569149060, L_0x5555691497f0, C4<1>, C4<1>;
L_0x555569149f40 .functor OR 1, L_0x555569149e40, L_0x5555691491e0, C4<0>, C4<0>;
L_0x55556914a040 .functor OR 1, L_0x555569149c60, L_0x555569149f40, C4<0>, C4<0>;
L_0x55556914a0b0 .functor NOT 1, L_0x55556914a040, C4<0>, C4<0>, C4<0>;
v0x555569001fc0_0 .net "Ehigh", 0 0, L_0x555569149060;  1 drivers
v0x555569002080_0 .net "Elow", 0 0, L_0x555569149620;  1 drivers
v0x555569002150_0 .net "Lhigh", 0 0, L_0x5555691491e0;  1 drivers
v0x555569002250_0 .net "Llow", 0 0, L_0x5555691497f0;  1 drivers
v0x555569002320_0 .net *"_ivl_10", 0 0, L_0x555569149e40;  1 drivers
v0x555569002410_0 .net *"_ivl_14", 0 0, L_0x55556914a040;  1 drivers
v0x5555690024b0_0 .net "i_src_a", 1 0, L_0x55556914a120;  1 drivers
v0x555569002570_0 .net "i_src_b", 1 0, L_0x55556914a1c0;  1 drivers
v0x555569002650_0 .net "o_eq", 0 0, L_0x555569149c60;  alias, 1 drivers
v0x5555690027a0_0 .net "o_gt", 0 0, L_0x55556914a0b0;  1 drivers
v0x555569002860_0 .net "o_lt", 0 0, L_0x555569149f40;  alias, 1 drivers
L_0x555569149470 .part L_0x55556914a120, 1, 1;
L_0x555569149510 .part L_0x55556914a1c0, 1, 1;
L_0x555569149a80 .part L_0x55556914a120, 0, 1;
L_0x555569149b70 .part L_0x55556914a1c0, 0, 1;
S_0x555569000b70 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555569000910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x555569148ff0 .functor XOR 1, L_0x555569149470, L_0x555569149510, C4<0>, C4<0>;
L_0x555569149060 .functor NOT 1, L_0x555569148ff0, C4<0>, C4<0>, C4<0>;
L_0x555569149120 .functor NOT 1, L_0x555569149470, C4<0>, C4<0>, C4<0>;
L_0x5555691491e0 .functor AND 1, L_0x555569149120, L_0x555569149510, C4<1>, C4<1>;
L_0x555569149340 .functor OR 1, L_0x555569149060, L_0x5555691491e0, C4<0>, C4<0>;
L_0x5555691493b0 .functor NOT 1, L_0x555569149340, C4<0>, C4<0>, C4<0>;
v0x555569000e30_0 .net *"_ivl_0", 0 0, L_0x555569148ff0;  1 drivers
v0x555569000f30_0 .net *"_ivl_4", 0 0, L_0x555569149120;  1 drivers
v0x555569001010_0 .net *"_ivl_8", 0 0, L_0x555569149340;  1 drivers
v0x555569001100_0 .net "i_src_a", 0 0, L_0x555569149470;  1 drivers
v0x5555690011c0_0 .net "i_src_b", 0 0, L_0x555569149510;  1 drivers
v0x5555690012d0_0 .net "o_eq", 0 0, L_0x555569149060;  alias, 1 drivers
v0x555569001390_0 .net "o_gt", 0 0, L_0x5555691493b0;  1 drivers
v0x555569001450_0 .net "o_lt", 0 0, L_0x5555691491e0;  alias, 1 drivers
S_0x5555690015b0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555569000910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x5555691495b0 .functor XOR 1, L_0x555569149a80, L_0x555569149b70, C4<0>, C4<0>;
L_0x555569149620 .functor NOT 1, L_0x5555691495b0, C4<0>, C4<0>, C4<0>;
L_0x555569149730 .functor NOT 1, L_0x555569149a80, C4<0>, C4<0>, C4<0>;
L_0x5555691497f0 .functor AND 1, L_0x555569149730, L_0x555569149b70, C4<1>, C4<1>;
L_0x555569149950 .functor OR 1, L_0x555569149620, L_0x5555691497f0, C4<0>, C4<0>;
L_0x5555691499c0 .functor NOT 1, L_0x555569149950, C4<0>, C4<0>, C4<0>;
v0x555569001860_0 .net *"_ivl_0", 0 0, L_0x5555691495b0;  1 drivers
v0x555569001940_0 .net *"_ivl_4", 0 0, L_0x555569149730;  1 drivers
v0x555569001a20_0 .net *"_ivl_8", 0 0, L_0x555569149950;  1 drivers
v0x555569001b10_0 .net "i_src_a", 0 0, L_0x555569149a80;  1 drivers
v0x555569001bd0_0 .net "i_src_b", 0 0, L_0x555569149b70;  1 drivers
v0x555569001ce0_0 .net "o_eq", 0 0, L_0x555569149620;  alias, 1 drivers
v0x555569001da0_0 .net "o_gt", 0 0, L_0x5555691499c0;  1 drivers
v0x555569001e60_0 .net "o_lt", 0 0, L_0x5555691497f0;  alias, 1 drivers
S_0x555569003370 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x555568ffe2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914cde0 .functor AND 1, L_0x55556914b520, L_0x55556914c790, C4<1>, C4<1>;
L_0x55556914cfc0 .functor AND 1, L_0x55556914b520, L_0x55556914ca70, C4<1>, C4<1>;
L_0x55556914d0c0 .functor OR 1, L_0x55556914cfc0, L_0x55556914b800, C4<0>, C4<0>;
L_0x55556914d1c0 .functor OR 1, L_0x55556914cde0, L_0x55556914d0c0, C4<0>, C4<0>;
L_0x55556914d230 .functor NOT 1, L_0x55556914d1c0, C4<0>, C4<0>, C4<0>;
v0x5555690077b0_0 .net "Ehigh", 0 0, L_0x55556914b520;  1 drivers
v0x555569007870_0 .net "Elow", 0 0, L_0x55556914c790;  1 drivers
v0x555569007940_0 .net "Lhigh", 0 0, L_0x55556914b800;  1 drivers
v0x555569007a40_0 .net "Llow", 0 0, L_0x55556914ca70;  1 drivers
v0x555569007b10_0 .net *"_ivl_10", 0 0, L_0x55556914cfc0;  1 drivers
v0x555569007bb0_0 .net *"_ivl_14", 0 0, L_0x55556914d1c0;  1 drivers
v0x555569007c50_0 .net "i_src_a", 3 0, L_0x55556914d2a0;  1 drivers
v0x555569007d10_0 .net "i_src_b", 3 0, L_0x55556914d340;  1 drivers
v0x555569007df0_0 .net "o_eq", 0 0, L_0x55556914cde0;  alias, 1 drivers
v0x555569007f40_0 .net "o_gt", 0 0, L_0x55556914d230;  1 drivers
v0x555569008000_0 .net "o_lt", 0 0, L_0x55556914d0c0;  alias, 1 drivers
L_0x55556914b9e0 .part L_0x55556914d2a0, 2, 2;
L_0x55556914ba80 .part L_0x55556914d340, 2, 2;
L_0x55556914cc50 .part L_0x55556914d2a0, 0, 2;
L_0x55556914ccf0 .part L_0x55556914d340, 0, 2;
S_0x5555690035d0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x555569003370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914b520 .functor AND 1, L_0x55556914a920, L_0x55556914aee0, C4<1>, C4<1>;
L_0x55556914b700 .functor AND 1, L_0x55556914a920, L_0x55556914b0b0, C4<1>, C4<1>;
L_0x55556914b800 .functor OR 1, L_0x55556914b700, L_0x55556914aaa0, C4<0>, C4<0>;
L_0x55556914b900 .functor OR 1, L_0x55556914b520, L_0x55556914b800, C4<0>, C4<0>;
L_0x55556914b970 .functor NOT 1, L_0x55556914b900, C4<0>, C4<0>, C4<0>;
v0x555569004d00_0 .net "Ehigh", 0 0, L_0x55556914a920;  1 drivers
v0x555569004dc0_0 .net "Elow", 0 0, L_0x55556914aee0;  1 drivers
v0x555569004e90_0 .net "Lhigh", 0 0, L_0x55556914aaa0;  1 drivers
v0x555569004f90_0 .net "Llow", 0 0, L_0x55556914b0b0;  1 drivers
v0x555569005060_0 .net *"_ivl_10", 0 0, L_0x55556914b700;  1 drivers
v0x555569005150_0 .net *"_ivl_14", 0 0, L_0x55556914b900;  1 drivers
v0x5555690051f0_0 .net "i_src_a", 1 0, L_0x55556914b9e0;  1 drivers
v0x5555690052b0_0 .net "i_src_b", 1 0, L_0x55556914ba80;  1 drivers
v0x555569005390_0 .net "o_eq", 0 0, L_0x55556914b520;  alias, 1 drivers
v0x5555690054e0_0 .net "o_gt", 0 0, L_0x55556914b970;  1 drivers
v0x5555690055a0_0 .net "o_lt", 0 0, L_0x55556914b800;  alias, 1 drivers
L_0x55556914ad30 .part L_0x55556914b9e0, 1, 1;
L_0x55556914add0 .part L_0x55556914ba80, 1, 1;
L_0x55556914b340 .part L_0x55556914b9e0, 0, 1;
L_0x55556914b430 .part L_0x55556914ba80, 0, 1;
S_0x555569003890 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x5555690035d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914a8b0 .functor XOR 1, L_0x55556914ad30, L_0x55556914add0, C4<0>, C4<0>;
L_0x55556914a920 .functor NOT 1, L_0x55556914a8b0, C4<0>, C4<0>, C4<0>;
L_0x55556914a9e0 .functor NOT 1, L_0x55556914ad30, C4<0>, C4<0>, C4<0>;
L_0x55556914aaa0 .functor AND 1, L_0x55556914a9e0, L_0x55556914add0, C4<1>, C4<1>;
L_0x55556914ac00 .functor OR 1, L_0x55556914a920, L_0x55556914aaa0, C4<0>, C4<0>;
L_0x55556914ac70 .functor NOT 1, L_0x55556914ac00, C4<0>, C4<0>, C4<0>;
v0x555569003b70_0 .net *"_ivl_0", 0 0, L_0x55556914a8b0;  1 drivers
v0x555569003c70_0 .net *"_ivl_4", 0 0, L_0x55556914a9e0;  1 drivers
v0x555569003d50_0 .net *"_ivl_8", 0 0, L_0x55556914ac00;  1 drivers
v0x555569003e40_0 .net "i_src_a", 0 0, L_0x55556914ad30;  1 drivers
v0x555569003f00_0 .net "i_src_b", 0 0, L_0x55556914add0;  1 drivers
v0x555569004010_0 .net "o_eq", 0 0, L_0x55556914a920;  alias, 1 drivers
v0x5555690040d0_0 .net "o_gt", 0 0, L_0x55556914ac70;  1 drivers
v0x555569004190_0 .net "o_lt", 0 0, L_0x55556914aaa0;  alias, 1 drivers
S_0x5555690042f0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x5555690035d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914ae70 .functor XOR 1, L_0x55556914b340, L_0x55556914b430, C4<0>, C4<0>;
L_0x55556914aee0 .functor NOT 1, L_0x55556914ae70, C4<0>, C4<0>, C4<0>;
L_0x55556914aff0 .functor NOT 1, L_0x55556914b340, C4<0>, C4<0>, C4<0>;
L_0x55556914b0b0 .functor AND 1, L_0x55556914aff0, L_0x55556914b430, C4<1>, C4<1>;
L_0x55556914b210 .functor OR 1, L_0x55556914aee0, L_0x55556914b0b0, C4<0>, C4<0>;
L_0x55556914b280 .functor NOT 1, L_0x55556914b210, C4<0>, C4<0>, C4<0>;
v0x5555690045a0_0 .net *"_ivl_0", 0 0, L_0x55556914ae70;  1 drivers
v0x555569004680_0 .net *"_ivl_4", 0 0, L_0x55556914aff0;  1 drivers
v0x555569004760_0 .net *"_ivl_8", 0 0, L_0x55556914b210;  1 drivers
v0x555569004850_0 .net "i_src_a", 0 0, L_0x55556914b340;  1 drivers
v0x555569004910_0 .net "i_src_b", 0 0, L_0x55556914b430;  1 drivers
v0x555569004a20_0 .net "o_eq", 0 0, L_0x55556914aee0;  alias, 1 drivers
v0x555569004ae0_0 .net "o_gt", 0 0, L_0x55556914b280;  1 drivers
v0x555569004ba0_0 .net "o_lt", 0 0, L_0x55556914b0b0;  alias, 1 drivers
S_0x555569005700 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x555569003370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914c790 .functor AND 1, L_0x55556914bb90, L_0x55556914c150, C4<1>, C4<1>;
L_0x55556914c970 .functor AND 1, L_0x55556914bb90, L_0x55556914c320, C4<1>, C4<1>;
L_0x55556914ca70 .functor OR 1, L_0x55556914c970, L_0x55556914bd10, C4<0>, C4<0>;
L_0x55556914cb70 .functor OR 1, L_0x55556914c790, L_0x55556914ca70, C4<0>, C4<0>;
L_0x55556914cbe0 .functor NOT 1, L_0x55556914cb70, C4<0>, C4<0>, C4<0>;
v0x555569006db0_0 .net "Ehigh", 0 0, L_0x55556914bb90;  1 drivers
v0x555569006e70_0 .net "Elow", 0 0, L_0x55556914c150;  1 drivers
v0x555569006f40_0 .net "Lhigh", 0 0, L_0x55556914bd10;  1 drivers
v0x555569007040_0 .net "Llow", 0 0, L_0x55556914c320;  1 drivers
v0x555569007110_0 .net *"_ivl_10", 0 0, L_0x55556914c970;  1 drivers
v0x555569007200_0 .net *"_ivl_14", 0 0, L_0x55556914cb70;  1 drivers
v0x5555690072a0_0 .net "i_src_a", 1 0, L_0x55556914cc50;  1 drivers
v0x555569007360_0 .net "i_src_b", 1 0, L_0x55556914ccf0;  1 drivers
v0x555569007440_0 .net "o_eq", 0 0, L_0x55556914c790;  alias, 1 drivers
v0x555569007590_0 .net "o_gt", 0 0, L_0x55556914cbe0;  1 drivers
v0x555569007650_0 .net "o_lt", 0 0, L_0x55556914ca70;  alias, 1 drivers
L_0x55556914bfa0 .part L_0x55556914cc50, 1, 1;
L_0x55556914c040 .part L_0x55556914ccf0, 1, 1;
L_0x55556914c5b0 .part L_0x55556914cc50, 0, 1;
L_0x55556914c6a0 .part L_0x55556914ccf0, 0, 1;
S_0x555569005960 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x555569005700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914bb20 .functor XOR 1, L_0x55556914bfa0, L_0x55556914c040, C4<0>, C4<0>;
L_0x55556914bb90 .functor NOT 1, L_0x55556914bb20, C4<0>, C4<0>, C4<0>;
L_0x55556914bc50 .functor NOT 1, L_0x55556914bfa0, C4<0>, C4<0>, C4<0>;
L_0x55556914bd10 .functor AND 1, L_0x55556914bc50, L_0x55556914c040, C4<1>, C4<1>;
L_0x55556914be70 .functor OR 1, L_0x55556914bb90, L_0x55556914bd10, C4<0>, C4<0>;
L_0x55556914bee0 .functor NOT 1, L_0x55556914be70, C4<0>, C4<0>, C4<0>;
v0x555569005c20_0 .net *"_ivl_0", 0 0, L_0x55556914bb20;  1 drivers
v0x555569005d20_0 .net *"_ivl_4", 0 0, L_0x55556914bc50;  1 drivers
v0x555569005e00_0 .net *"_ivl_8", 0 0, L_0x55556914be70;  1 drivers
v0x555569005ef0_0 .net "i_src_a", 0 0, L_0x55556914bfa0;  1 drivers
v0x555569005fb0_0 .net "i_src_b", 0 0, L_0x55556914c040;  1 drivers
v0x5555690060c0_0 .net "o_eq", 0 0, L_0x55556914bb90;  alias, 1 drivers
v0x555569006180_0 .net "o_gt", 0 0, L_0x55556914bee0;  1 drivers
v0x555569006240_0 .net "o_lt", 0 0, L_0x55556914bd10;  alias, 1 drivers
S_0x5555690063a0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x555569005700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556914c0e0 .functor XOR 1, L_0x55556914c5b0, L_0x55556914c6a0, C4<0>, C4<0>;
L_0x55556914c150 .functor NOT 1, L_0x55556914c0e0, C4<0>, C4<0>, C4<0>;
L_0x55556914c260 .functor NOT 1, L_0x55556914c5b0, C4<0>, C4<0>, C4<0>;
L_0x55556914c320 .functor AND 1, L_0x55556914c260, L_0x55556914c6a0, C4<1>, C4<1>;
L_0x55556914c480 .functor OR 1, L_0x55556914c150, L_0x55556914c320, C4<0>, C4<0>;
L_0x55556914c4f0 .functor NOT 1, L_0x55556914c480, C4<0>, C4<0>, C4<0>;
v0x555569006650_0 .net *"_ivl_0", 0 0, L_0x55556914c0e0;  1 drivers
v0x555569006730_0 .net *"_ivl_4", 0 0, L_0x55556914c260;  1 drivers
v0x555569006810_0 .net *"_ivl_8", 0 0, L_0x55556914c480;  1 drivers
v0x555569006900_0 .net "i_src_a", 0 0, L_0x55556914c5b0;  1 drivers
v0x5555690069c0_0 .net "i_src_b", 0 0, L_0x55556914c6a0;  1 drivers
v0x555569006ad0_0 .net "o_eq", 0 0, L_0x55556914c150;  alias, 1 drivers
v0x555569006b90_0 .net "o_gt", 0 0, L_0x55556914c4f0;  1 drivers
v0x555569006c50_0 .net "o_lt", 0 0, L_0x55556914c320;  alias, 1 drivers
S_0x55556900a070 .scope module, "ctrl" "control_unit" 24 127, 26 28 0, S_0x555568e14ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /INPUT 1 "i_br_less";
    .port_info 2 /INPUT 1 "i_br_equal";
    .port_info 3 /OUTPUT 1 "o_br_un";
    .port_info 4 /OUTPUT 1 "o_rd_wren";
    .port_info 5 /OUTPUT 1 "o_mem_wren";
    .port_info 6 /OUTPUT 2 "o_wb_sel";
    .port_info 7 /OUTPUT 1 "o_pc_sel";
    .port_info 8 /OUTPUT 2 "o_opa_sel";
    .port_info 9 /OUTPUT 1 "o_insn_vld";
    .port_info 10 /OUTPUT 1 "o_opb_sel";
    .port_info 11 /OUTPUT 4 "o_alu_op";
L_0x555569150340 .functor OR 1, L_0x555569150160, L_0x555569150250, C4<0>, C4<0>;
L_0x555569150590 .functor OR 1, L_0x555569150340, L_0x555569150450, C4<0>, C4<0>;
L_0x5555691509a0 .functor OR 1, L_0x555569150590, L_0x5555691506a0, C4<0>, C4<0>;
L_0x555569150c00 .functor OR 1, L_0x5555691509a0, L_0x555569150ab0, C4<0>, C4<0>;
L_0x555569151570 .functor OR 1, L_0x555569150c00, L_0x5555691514d0, C4<0>, C4<0>;
L_0x5555691517e0 .functor OR 1, L_0x555569151570, L_0x555569151680, C4<0>, C4<0>;
L_0x5555691519e0 .functor OR 1, L_0x5555691517e0, L_0x5555691518f0, C4<0>, C4<0>;
L_0x555569151770 .functor OR 1, L_0x5555691519e0, L_0x555569151af0, C4<0>, C4<0>;
L_0x555569151e40 .functor NOT 1, L_0x555569150070, C4<0>, C4<0>, C4<0>;
L_0x555569151f00 .functor AND 1, L_0x555569151d50, L_0x555569151e40, C4<1>, C4<1>;
L_0x555569152010 .functor AND 1, L_0x555569151f00, L_0x555569151770, C4<1>, C4<1>;
L_0x7f38a6a742b0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55556900d740_0 .net/2u *"_ivl_12", 6 0, L_0x7f38a6a742b0;  1 drivers
v0x55556900d840_0 .net *"_ivl_14", 0 0, L_0x555569150160;  1 drivers
L_0x7f38a6a742f8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55556900d900_0 .net/2u *"_ivl_16", 6 0, L_0x7f38a6a742f8;  1 drivers
v0x55556900d9f0_0 .net *"_ivl_18", 0 0, L_0x555569150250;  1 drivers
v0x55556900dab0_0 .net *"_ivl_20", 0 0, L_0x555569150340;  1 drivers
L_0x7f38a6a74340 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55556900db90_0 .net/2u *"_ivl_22", 6 0, L_0x7f38a6a74340;  1 drivers
v0x55556900dc70_0 .net *"_ivl_24", 0 0, L_0x555569150450;  1 drivers
v0x55556900dd30_0 .net *"_ivl_26", 0 0, L_0x555569150590;  1 drivers
L_0x7f38a6a74388 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55556900de10_0 .net/2u *"_ivl_28", 6 0, L_0x7f38a6a74388;  1 drivers
v0x55556900def0_0 .net *"_ivl_30", 0 0, L_0x5555691506a0;  1 drivers
v0x55556900dfb0_0 .net *"_ivl_32", 0 0, L_0x5555691509a0;  1 drivers
L_0x7f38a6a743d0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556900e090_0 .net/2u *"_ivl_34", 6 0, L_0x7f38a6a743d0;  1 drivers
v0x55556900e170_0 .net *"_ivl_36", 0 0, L_0x555569150ab0;  1 drivers
v0x55556900e230_0 .net *"_ivl_38", 0 0, L_0x555569150c00;  1 drivers
L_0x7f38a6a74418 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556900e310_0 .net/2u *"_ivl_40", 6 0, L_0x7f38a6a74418;  1 drivers
v0x55556900e3f0_0 .net *"_ivl_42", 0 0, L_0x5555691514d0;  1 drivers
v0x55556900e4b0_0 .net *"_ivl_44", 0 0, L_0x555569151570;  1 drivers
L_0x7f38a6a74460 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556900e590_0 .net/2u *"_ivl_46", 6 0, L_0x7f38a6a74460;  1 drivers
v0x55556900e670_0 .net *"_ivl_48", 0 0, L_0x555569151680;  1 drivers
v0x55556900e730_0 .net *"_ivl_50", 0 0, L_0x5555691517e0;  1 drivers
L_0x7f38a6a744a8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55556900e810_0 .net/2u *"_ivl_52", 6 0, L_0x7f38a6a744a8;  1 drivers
v0x55556900e8f0_0 .net *"_ivl_54", 0 0, L_0x5555691518f0;  1 drivers
v0x55556900e9b0_0 .net *"_ivl_56", 0 0, L_0x5555691519e0;  1 drivers
L_0x7f38a6a744f0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55556900ea90_0 .net/2u *"_ivl_58", 6 0, L_0x7f38a6a744f0;  1 drivers
v0x55556900eb70_0 .net *"_ivl_60", 0 0, L_0x555569151af0;  1 drivers
L_0x7f38a6a74538 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556900ec30_0 .net/2u *"_ivl_64", 31 0, L_0x7f38a6a74538;  1 drivers
v0x55556900ed10_0 .net *"_ivl_66", 0 0, L_0x555569151d50;  1 drivers
v0x55556900edd0_0 .net *"_ivl_68", 0 0, L_0x555569151e40;  1 drivers
v0x55556900eeb0_0 .net *"_ivl_7", 0 0, L_0x55556914ffd0;  1 drivers
v0x55556900ef70_0 .net *"_ivl_70", 0 0, L_0x555569151f00;  1 drivers
L_0x7f38a6a74268 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55556900f050_0 .net *"_ivl_8", 0 0, L_0x7f38a6a74268;  1 drivers
v0x55556900f130_0 .net "funct3", 2 0, L_0x55556914e1f0;  1 drivers
v0x55556900f1f0_0 .net "funct7", 6 0, L_0x55556914e290;  1 drivers
v0x55556900f4c0_0 .net "i_br_equal", 0 0, v0x555569009e40_0;  alias, 1 drivers
v0x55556900f5b0_0 .net "i_br_less", 0 0, v0x555569009ee0_0;  alias, 1 drivers
v0x55556900f6a0_0 .net "i_instr", 31 0, v0x555568ea61a0_0;  alias, 1 drivers
v0x55556900f740_0 .net "insn_has_x", 0 0, L_0x555569150070;  1 drivers
v0x55556900f800_0 .net "o_alu_op", 3 0, v0x55556900a6f0_0;  alias, 1 drivers
v0x55556900f910_0 .net "o_br_un", 0 0, v0x55556900c690_0;  alias, 1 drivers
v0x55556900fa00_0 .net "o_insn_vld", 0 0, L_0x555569152010;  alias, 1 drivers
v0x55556900faa0_0 .net "o_mem_wren", 0 0, L_0x55556914f300;  alias, 1 drivers
v0x55556900fb90_0 .net "o_opa_sel", 1 0, L_0x55556914fec0;  alias, 1 drivers
v0x55556900fc80_0 .net "o_opb_sel", 0 0, L_0x55556914f8b0;  alias, 1 drivers
v0x55556900fd70_0 .net "o_pc_sel", 0 0, v0x55556900d3b0_0;  alias, 1 drivers
v0x55556900fe10_0 .net "o_rd_wren", 0 0, L_0x55556914f1f0;  alias, 1 drivers
v0x55556900ff00_0 .net "o_wb_sel", 1 0, L_0x55556914f9f0;  alias, 1 drivers
v0x55556900ffa0_0 .net "opcode", 6 0, L_0x55556914e150;  1 drivers
v0x555569010090_0 .net "valid_opcode", 0 0, L_0x555569151770;  1 drivers
L_0x55556914e150 .part v0x555568ea61a0_0, 0, 7;
L_0x55556914e1f0 .part v0x555568ea61a0_0, 12, 3;
L_0x55556914e290 .part v0x555568ea61a0_0, 25, 7;
L_0x55556914ffd0 .reduce/xor v0x555568ea61a0_0;
L_0x555569150070 .cmp/eeq 1, L_0x55556914ffd0, L_0x7f38a6a74268;
L_0x555569150160 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a742b0;
L_0x555569150250 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a742f8;
L_0x555569150450 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74340;
L_0x5555691506a0 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74388;
L_0x555569150ab0 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a743d0;
L_0x5555691514d0 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74418;
L_0x555569151680 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74460;
L_0x5555691518f0 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a744a8;
L_0x555569151af0 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a744f0;
L_0x555569151d50 .cmp/ne 32, v0x555568ea61a0_0, L_0x7f38a6a74538;
S_0x55556900a420 .scope module, "alu_dec" "ALUDecoder" 26 67, 26 240 0, S_0x55556900a070;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_op";
v0x55556900a6f0_0 .var "alu_op", 3 0;
v0x55556900a7d0_0 .net "funct3", 2 0, L_0x55556914e1f0;  alias, 1 drivers
v0x55556900a890_0 .net "funct7", 6 0, L_0x55556914e290;  alias, 1 drivers
v0x55556900a980_0 .net "opcode", 6 0, L_0x55556914e150;  alias, 1 drivers
E_0x555568ba8610 .event anyedge, v0x55556900a980_0, v0x55556900a7d0_0, v0x55556900a890_0;
S_0x55556900ab10 .scope module, "main_dec" "MainDecoder" 26 52, 26 129 0, S_0x55556900a070;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "br_less";
    .port_info 3 /INPUT 1 "br_equal";
    .port_info 4 /OUTPUT 1 "br_un";
    .port_info 5 /OUTPUT 1 "rd_wren";
    .port_info 6 /OUTPUT 1 "mem_wren";
    .port_info 7 /OUTPUT 2 "wb_sel";
    .port_info 8 /OUTPUT 1 "pc_sel";
    .port_info 9 /OUTPUT 2 "opa_sel";
    .port_info 10 /OUTPUT 1 "opb_sel";
L_0x55556914eca0 .functor OR 1, L_0x55556914e330, L_0x55556914e460, C4<0>, C4<0>;
L_0x55556914edb0 .functor OR 1, L_0x55556914eca0, L_0x55556914e500, C4<0>, C4<0>;
L_0x55556914eec0 .functor OR 1, L_0x55556914edb0, L_0x55556914e890, C4<0>, C4<0>;
L_0x55556914efd0 .functor OR 1, L_0x55556914eec0, L_0x55556914e980, C4<0>, C4<0>;
L_0x55556914f0e0 .functor OR 1, L_0x55556914efd0, L_0x55556914ea70, C4<0>, C4<0>;
L_0x55556914f1f0 .functor OR 1, L_0x55556914f0e0, L_0x55556914ebb0, C4<0>, C4<0>;
L_0x55556914f300 .functor BUFZ 1, L_0x55556914e5a0, C4<0>, C4<0>, C4<0>;
L_0x55556914f3c0 .functor OR 1, L_0x55556914e460, L_0x55556914e500, C4<0>, C4<0>;
L_0x55556914f480 .functor OR 1, L_0x55556914f3c0, L_0x55556914e5a0, C4<0>, C4<0>;
L_0x55556914f540 .functor OR 1, L_0x55556914f480, L_0x55556914e690, C4<0>, C4<0>;
L_0x55556914f650 .functor OR 1, L_0x55556914f540, L_0x55556914e890, C4<0>, C4<0>;
L_0x55556914f6c0 .functor OR 1, L_0x55556914f650, L_0x55556914e980, C4<0>, C4<0>;
L_0x55556914f7f0 .functor OR 1, L_0x55556914f6c0, L_0x55556914ea70, C4<0>, C4<0>;
L_0x55556914f8b0 .functor OR 1, L_0x55556914f7f0, L_0x55556914ebb0, C4<0>, C4<0>;
L_0x55556914f780 .functor BUFZ 1, L_0x55556914e500, C4<0>, C4<0>, C4<0>;
L_0x55556914fa90 .functor OR 1, L_0x55556914e890, L_0x55556914e980, C4<0>, C4<0>;
L_0x55556914fcb0 .functor OR 1, L_0x55556914e690, L_0x55556914e890, C4<0>, C4<0>;
L_0x55556914fd20 .functor OR 1, L_0x55556914fcb0, L_0x55556914ebb0, C4<0>, C4<0>;
L_0x55556914ff60 .functor BUFZ 1, L_0x55556914ea70, C4<0>, C4<0>, C4<0>;
L_0x7f38a6a73fe0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55556900ad50_0 .net/2u *"_ivl_0", 6 0, L_0x7f38a6a73fe0;  1 drivers
L_0x7f38a6a740b8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55556900ae50_0 .net/2u *"_ivl_12", 6 0, L_0x7f38a6a740b8;  1 drivers
L_0x7f38a6a74100 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556900af30_0 .net/2u *"_ivl_16", 6 0, L_0x7f38a6a74100;  1 drivers
L_0x7f38a6a74148 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556900aff0_0 .net/2u *"_ivl_20", 6 0, L_0x7f38a6a74148;  1 drivers
L_0x7f38a6a74190 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556900b0d0_0 .net/2u *"_ivl_24", 6 0, L_0x7f38a6a74190;  1 drivers
L_0x7f38a6a741d8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55556900b200_0 .net/2u *"_ivl_28", 6 0, L_0x7f38a6a741d8;  1 drivers
L_0x7f38a6a74220 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55556900b2e0_0 .net/2u *"_ivl_32", 6 0, L_0x7f38a6a74220;  1 drivers
v0x55556900b3c0_0 .net *"_ivl_36", 0 0, L_0x55556914eca0;  1 drivers
v0x55556900b4a0_0 .net *"_ivl_38", 0 0, L_0x55556914edb0;  1 drivers
L_0x7f38a6a74028 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55556900b610_0 .net/2u *"_ivl_4", 6 0, L_0x7f38a6a74028;  1 drivers
v0x55556900b6f0_0 .net *"_ivl_40", 0 0, L_0x55556914eec0;  1 drivers
v0x55556900b7d0_0 .net *"_ivl_42", 0 0, L_0x55556914efd0;  1 drivers
v0x55556900b8b0_0 .net *"_ivl_44", 0 0, L_0x55556914f0e0;  1 drivers
v0x55556900b990_0 .net *"_ivl_50", 0 0, L_0x55556914f3c0;  1 drivers
v0x55556900ba70_0 .net *"_ivl_52", 0 0, L_0x55556914f480;  1 drivers
v0x55556900bb50_0 .net *"_ivl_54", 0 0, L_0x55556914f540;  1 drivers
v0x55556900bc30_0 .net *"_ivl_56", 0 0, L_0x55556914f650;  1 drivers
v0x55556900be20_0 .net *"_ivl_58", 0 0, L_0x55556914f6c0;  1 drivers
v0x55556900bf00_0 .net *"_ivl_60", 0 0, L_0x55556914f7f0;  1 drivers
v0x55556900bfe0_0 .net *"_ivl_67", 0 0, L_0x55556914f780;  1 drivers
v0x55556900c0c0_0 .net *"_ivl_71", 0 0, L_0x55556914fa90;  1 drivers
v0x55556900c1a0_0 .net *"_ivl_75", 0 0, L_0x55556914fcb0;  1 drivers
v0x55556900c280_0 .net *"_ivl_77", 0 0, L_0x55556914fd20;  1 drivers
L_0x7f38a6a74070 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55556900c360_0 .net/2u *"_ivl_8", 6 0, L_0x7f38a6a74070;  1 drivers
v0x55556900c440_0 .net *"_ivl_83", 0 0, L_0x55556914ff60;  1 drivers
v0x55556900c520_0 .net "br_equal", 0 0, v0x555569009e40_0;  alias, 1 drivers
v0x55556900c5c0_0 .net "br_less", 0 0, v0x555569009ee0_0;  alias, 1 drivers
v0x55556900c690_0 .var "br_un", 0 0;
v0x55556900c760_0 .net "funct3", 2 0, L_0x55556914e1f0;  alias, 1 drivers
v0x55556900c830_0 .net "is_auipc", 0 0, L_0x55556914ebb0;  1 drivers
v0x55556900c8d0_0 .net "is_branch", 0 0, L_0x55556914e690;  1 drivers
v0x55556900c970_0 .net "is_itype", 0 0, L_0x55556914e460;  1 drivers
v0x55556900ca10_0 .net "is_jal", 0 0, L_0x55556914e890;  1 drivers
v0x55556900cce0_0 .net "is_jalr", 0 0, L_0x55556914e980;  1 drivers
v0x55556900cda0_0 .net "is_load", 0 0, L_0x55556914e500;  1 drivers
v0x55556900ce60_0 .net "is_lui", 0 0, L_0x55556914ea70;  1 drivers
v0x55556900cf20_0 .net "is_rtype", 0 0, L_0x55556914e330;  1 drivers
v0x55556900cfe0_0 .net "is_store", 0 0, L_0x55556914e5a0;  1 drivers
v0x55556900d0a0_0 .net "mem_wren", 0 0, L_0x55556914f300;  alias, 1 drivers
v0x55556900d170_0 .net "opa_sel", 1 0, L_0x55556914fec0;  alias, 1 drivers
v0x55556900d240_0 .net "opb_sel", 0 0, L_0x55556914f8b0;  alias, 1 drivers
v0x55556900d310_0 .net "opcode", 6 0, L_0x55556914e150;  alias, 1 drivers
v0x55556900d3b0_0 .var "pc_sel", 0 0;
v0x55556900d450_0 .net "rd_wren", 0 0, L_0x55556914f1f0;  alias, 1 drivers
v0x55556900d520_0 .net "wb_sel", 1 0, L_0x55556914f9f0;  alias, 1 drivers
E_0x555568e33560/0 .event anyedge, v0x55556900c8d0_0, v0x55556900a7d0_0, v0x555569009e40_0, v0x555569009ee0_0;
E_0x555568e33560/1 .event anyedge, v0x55556900ca10_0, v0x55556900cce0_0;
E_0x555568e33560 .event/or E_0x555568e33560/0, E_0x555568e33560/1;
L_0x55556914e330 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a73fe0;
L_0x55556914e460 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74028;
L_0x55556914e500 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74070;
L_0x55556914e5a0 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a740b8;
L_0x55556914e690 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74100;
L_0x55556914e890 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74148;
L_0x55556914e980 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74190;
L_0x55556914ea70 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a741d8;
L_0x55556914ebb0 .cmp/eq 7, L_0x55556914e150, L_0x7f38a6a74220;
L_0x55556914f9f0 .concat8 [ 1 1 0 0], L_0x55556914f780, L_0x55556914fa90;
L_0x55556914fec0 .concat8 [ 1 1 0 0], L_0x55556914fd20, L_0x55556914ff60;
S_0x555569010340 .scope module, "ig" "imm_gen" 24 148, 27 7 0, S_0x555568e14ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /OUTPUT 32 "o_imm_out";
v0x555569012440_0 .net *"_ivl_11", 0 0, L_0x555569153040;  1 drivers
v0x555569012520_0 .net *"_ivl_13", 5 0, L_0x5555691530e0;  1 drivers
v0x555569012600_0 .net *"_ivl_15", 3 0, L_0x555569153180;  1 drivers
L_0x7f38a6a74580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555690126f0_0 .net/2u *"_ivl_16", 0 0, L_0x7f38a6a74580;  1 drivers
v0x5555690127d0_0 .net *"_ivl_21", 0 0, L_0x5555691537c0;  1 drivers
v0x555569012900_0 .net *"_ivl_23", 7 0, L_0x5555691538c0;  1 drivers
v0x5555690129e0_0 .net *"_ivl_25", 0 0, L_0x555569153960;  1 drivers
v0x555569012ac0_0 .net *"_ivl_27", 9 0, L_0x555569153a70;  1 drivers
L_0x7f38a6a745c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555569012ba0_0 .net/2u *"_ivl_28", 0 0, L_0x7f38a6a745c8;  1 drivers
v0x555569012c80_0 .net *"_ivl_3", 6 0, L_0x555569152a00;  1 drivers
v0x555569012d60_0 .net *"_ivl_33", 19 0, L_0x555569153d70;  1 drivers
L_0x7f38a6a74610 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x555569012e40_0 .net/2u *"_ivl_34", 11 0, L_0x7f38a6a74610;  1 drivers
v0x555569012f20_0 .net *"_ivl_5", 4 0, L_0x555569152aa0;  1 drivers
v0x555569013000_0 .net *"_ivl_9", 0 0, L_0x555569152fa0;  1 drivers
v0x5555690130e0_0 .net "i_instr", 31 0, v0x555568ea61a0_0;  alias, 1 drivers
v0x5555690131a0_0 .net "imm_b", 31 0, L_0x555569152e10;  1 drivers
v0x555569013260_0 .net "imm_i", 31 0, L_0x5555691522a0;  1 drivers
v0x555569013300_0 .net "imm_j", 31 0, L_0x555569153630;  1 drivers
v0x5555690133d0_0 .net "imm_s", 31 0, L_0x555569152870;  1 drivers
v0x5555690134a0_0 .var "o_imm_out", 31 0;
v0x555569013560_0 .net "u_imm", 31 0, L_0x555569153e10;  1 drivers
E_0x555568f1a610/0 .event anyedge, v0x555568ea61a0_0, v0x555569011350_0, v0x555569012300_0, v0x555569010c10_0;
E_0x555568f1a610/1 .event anyedge, v0x555569013560_0, v0x555569011b30_0;
E_0x555568f1a610 .event/or E_0x555568f1a610/0, E_0x555568f1a610/1;
L_0x555569152430 .part v0x555568ea61a0_0, 20, 12;
L_0x555569152a00 .part v0x555568ea61a0_0, 25, 7;
L_0x555569152aa0 .part v0x555568ea61a0_0, 7, 5;
L_0x555569152b40 .concat [ 5 7 0 0], L_0x555569152aa0, L_0x555569152a00;
L_0x555569152fa0 .part v0x555568ea61a0_0, 31, 1;
L_0x555569153040 .part v0x555568ea61a0_0, 7, 1;
L_0x5555691530e0 .part v0x555568ea61a0_0, 25, 6;
L_0x555569153180 .part v0x555568ea61a0_0, 8, 4;
LS_0x555569153270_0_0 .concat [ 1 4 6 1], L_0x7f38a6a74580, L_0x555569153180, L_0x5555691530e0, L_0x555569153040;
LS_0x555569153270_0_4 .concat [ 1 0 0 0], L_0x555569152fa0;
L_0x555569153270 .concat [ 12 1 0 0], LS_0x555569153270_0_0, LS_0x555569153270_0_4;
L_0x5555691537c0 .part v0x555568ea61a0_0, 31, 1;
L_0x5555691538c0 .part v0x555568ea61a0_0, 12, 8;
L_0x555569153960 .part v0x555568ea61a0_0, 20, 1;
L_0x555569153a70 .part v0x555568ea61a0_0, 21, 10;
LS_0x555569153b10_0_0 .concat [ 1 10 1 8], L_0x7f38a6a745c8, L_0x555569153a70, L_0x555569153960, L_0x5555691538c0;
LS_0x555569153b10_0_4 .concat [ 1 0 0 0], L_0x5555691537c0;
L_0x555569153b10 .concat [ 20 1 0 0], LS_0x555569153b10_0_0, LS_0x555569153b10_0_4;
L_0x555569153d70 .part v0x555568ea61a0_0, 12, 20;
L_0x555569153e10 .concat [ 12 20 0 0], L_0x7f38a6a74610, L_0x555569153d70;
S_0x5555690105d0 .scope module, "ext_b" "sign_extend" 27 27, 27 69 0, S_0x555569010340;
 .timescale 0 0;
    .port_info 0 /INPUT 13 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55556900b540 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001101>;
P_0x55556900b580 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x555569010970_0 .net *"_ivl_1", 0 0, L_0x555569152c80;  1 drivers
v0x555569010a70_0 .net *"_ivl_3", 18 0, L_0x555569152d20;  1 drivers
v0x555569010b50_0 .net "in", 12 0, L_0x555569153270;  1 drivers
v0x555569010c10_0 .net "out", 31 0, L_0x555569152e10;  alias, 1 drivers
L_0x555569152c80 .part L_0x555569153270, 12, 1;
L_0x555569152d20 .repeat 19, 19, L_0x555569152c80;
L_0x555569152e10 .concat [ 13 19 0 0], L_0x555569153270, L_0x555569152d20;
S_0x555569010d50 .scope module, "ext_i" "sign_extend" 27 15, 27 69 0, S_0x555569010340;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x555569010820 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001100>;
P_0x555569010860 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x5555690110b0_0 .net *"_ivl_1", 0 0, L_0x555569152110;  1 drivers
v0x5555690111b0_0 .net *"_ivl_3", 19 0, L_0x5555691521b0;  1 drivers
v0x555569011290_0 .net "in", 11 0, L_0x555569152430;  1 drivers
v0x555569011350_0 .net "out", 31 0, L_0x5555691522a0;  alias, 1 drivers
L_0x555569152110 .part L_0x555569152430, 11, 1;
L_0x5555691521b0 .repeat 20, 20, L_0x555569152110;
L_0x5555691522a0 .concat [ 12 20 0 0], L_0x555569152430, L_0x5555691521b0;
S_0x555569011490 .scope module, "ext_j" "sign_extend" 27 33, 27 69 0, S_0x555569010340;
 .timescale 0 0;
    .port_info 0 /INPUT 21 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x555569010f80 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000010101>;
P_0x555569010fc0 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x555569011880_0 .net *"_ivl_1", 0 0, L_0x5555691534a0;  1 drivers
v0x555569011960_0 .net *"_ivl_3", 10 0, L_0x555569153540;  1 drivers
v0x555569011a40_0 .net "in", 20 0, L_0x555569153b10;  1 drivers
v0x555569011b30_0 .net "out", 31 0, L_0x555569153630;  alias, 1 drivers
L_0x5555691534a0 .part L_0x555569153b10, 20, 1;
L_0x555569153540 .repeat 11, 11, L_0x5555691534a0;
L_0x555569153630 .concat [ 21 11 0 0], L_0x555569153b10, L_0x555569153540;
S_0x555569011c70 .scope module, "ext_s" "sign_extend" 27 21, 27 69 0, S_0x555569010340;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x5555690116f0 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001100>;
P_0x555569011730 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x555569012030_0 .net *"_ivl_1", 0 0, L_0x5555691526e0;  1 drivers
v0x555569012130_0 .net *"_ivl_3", 19 0, L_0x555569152780;  1 drivers
v0x555569012210_0 .net "in", 11 0, L_0x555569152b40;  1 drivers
v0x555569012300_0 .net "out", 31 0, L_0x555569152870;  alias, 1 drivers
L_0x5555691526e0 .part L_0x555569152b40, 11, 1;
L_0x555569152780 .repeat 20, 20, L_0x5555691526e0;
L_0x555569152870 .concat [ 12 20 0 0], L_0x555569152b40, L_0x555569152780;
S_0x5555690136a0 .scope module, "rf" "regfile" 24 84, 28 7 0, S_0x555568e14ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 5 "i_rs1_addr";
    .port_info 3 /INPUT 5 "i_rs2_addr";
    .port_info 4 /INPUT 5 "i_rd_addr";
    .port_info 5 /INPUT 1 "i_rd_wren";
    .port_info 6 /INPUT 32 "i_rd_data";
    .port_info 7 /OUTPUT 32 "o_rs1_data";
    .port_info 8 /OUTPUT 32 "o_rs2_data";
v0x555569014b90_0 .array/port v0x555569014b90, 0;
L_0x555569134c50 .functor BUFZ 32, v0x555569014b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_1 .array/port v0x555569014b90, 1;
L_0x555569134cc0 .functor BUFZ 32, v0x555569014b90_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_2 .array/port v0x555569014b90, 2;
L_0x555569134d30 .functor BUFZ 32, v0x555569014b90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_3 .array/port v0x555569014b90, 3;
L_0x555569134da0 .functor BUFZ 32, v0x555569014b90_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_4 .array/port v0x555569014b90, 4;
L_0x555569134e10 .functor BUFZ 32, v0x555569014b90_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_5 .array/port v0x555569014b90, 5;
L_0x555569134e80 .functor BUFZ 32, v0x555569014b90_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_6 .array/port v0x555569014b90, 6;
L_0x555569134ef0 .functor BUFZ 32, v0x555569014b90_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_7 .array/port v0x555569014b90, 7;
L_0x555569134f60 .functor BUFZ 32, v0x555569014b90_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_8 .array/port v0x555569014b90, 8;
L_0x555569135020 .functor BUFZ 32, v0x555569014b90_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_9 .array/port v0x555569014b90, 9;
L_0x555569135090 .functor BUFZ 32, v0x555569014b90_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_10 .array/port v0x555569014b90, 10;
L_0x555569135100 .functor BUFZ 32, v0x555569014b90_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_11 .array/port v0x555569014b90, 11;
L_0x555569135170 .functor BUFZ 32, v0x555569014b90_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_12 .array/port v0x555569014b90, 12;
L_0x555569135250 .functor BUFZ 32, v0x555569014b90_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_13 .array/port v0x555569014b90, 13;
L_0x5555691352c0 .functor BUFZ 32, v0x555569014b90_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_14 .array/port v0x555569014b90, 14;
L_0x5555691351e0 .functor BUFZ 32, v0x555569014b90_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_15 .array/port v0x555569014b90, 15;
L_0x555569135330 .functor BUFZ 32, v0x555569014b90_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_16 .array/port v0x555569014b90, 16;
L_0x555569135430 .functor BUFZ 32, v0x555569014b90_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_17 .array/port v0x555569014b90, 17;
L_0x5555691354a0 .functor BUFZ 32, v0x555569014b90_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_18 .array/port v0x555569014b90, 18;
L_0x5555691355b0 .functor BUFZ 32, v0x555569014b90_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_19 .array/port v0x555569014b90, 19;
L_0x555569135620 .functor BUFZ 32, v0x555569014b90_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_20 .array/port v0x555569014b90, 20;
L_0x555569135740 .functor BUFZ 32, v0x555569014b90_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_21 .array/port v0x555569014b90, 21;
L_0x5555691357b0 .functor BUFZ 32, v0x555569014b90_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_22 .array/port v0x555569014b90, 22;
L_0x555569135690 .functor BUFZ 32, v0x555569014b90_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_23 .array/port v0x555569014b90, 23;
L_0x5555691358e0 .functor BUFZ 32, v0x555569014b90_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_24 .array/port v0x555569014b90, 24;
L_0x555569135820 .functor BUFZ 32, v0x555569014b90_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_25 .array/port v0x555569014b90, 25;
L_0x555569135a20 .functor BUFZ 32, v0x555569014b90_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_26 .array/port v0x555569014b90, 26;
L_0x555569135b70 .functor BUFZ 32, v0x555569014b90_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_27 .array/port v0x555569014b90, 27;
L_0x555569135be0 .functor BUFZ 32, v0x555569014b90_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_28 .array/port v0x555569014b90, 28;
L_0x555569135d40 .functor BUFZ 32, v0x555569014b90_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_29 .array/port v0x555569014b90, 29;
L_0x555569135db0 .functor BUFZ 32, v0x555569014b90_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_30 .array/port v0x555569014b90, 30;
L_0x555569135f20 .functor BUFZ 32, v0x555569014b90_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569014b90_31 .array/port v0x555569014b90, 31;
L_0x555569135f90 .functor BUFZ 32, v0x555569014b90_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f38a6a73e30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5555690138d0_0 .net/2u *"_ivl_0", 4 0, L_0x7f38a6a73e30;  1 drivers
L_0x7f38a6a73ec0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555690139b0_0 .net *"_ivl_11", 1 0, L_0x7f38a6a73ec0;  1 drivers
L_0x7f38a6a73f08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555569013a90_0 .net/2u *"_ivl_14", 4 0, L_0x7f38a6a73f08;  1 drivers
v0x555569013b80_0 .net *"_ivl_16", 0 0, L_0x5555691346d0;  1 drivers
L_0x7f38a6a73f50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555569013c40_0 .net/2u *"_ivl_18", 31 0, L_0x7f38a6a73f50;  1 drivers
v0x555569013d70_0 .net *"_ivl_2", 0 0, L_0x555569134270;  1 drivers
v0x555569013e30_0 .net *"_ivl_20", 31 0, L_0x5555691347c0;  1 drivers
v0x555569013f10_0 .net *"_ivl_22", 6 0, L_0x5555691348a0;  1 drivers
L_0x7f38a6a73f98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555569013ff0_0 .net *"_ivl_25", 1 0, L_0x7f38a6a73f98;  1 drivers
L_0x7f38a6a73e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555690140d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f38a6a73e78;  1 drivers
v0x5555690141b0_0 .net *"_ivl_6", 31 0, L_0x555569134360;  1 drivers
v0x555569014290_0 .net *"_ivl_8", 6 0, L_0x555569134400;  1 drivers
v0x555569014370_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555569014410_0 .net "i_rd_addr", 4 0, v0x555568e8ca80_0;  alias, 1 drivers
v0x5555690144d0_0 .net "i_rd_data", 31 0, L_0x5555691be5b0;  alias, 1 drivers
v0x555569014590_0 .net "i_rd_wren", 0 0, v0x555568e8ba50_0;  alias, 1 drivers
v0x555569014680_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x555569014830_0 .net "i_rs1_addr", 4 0, L_0x555569133ea0;  alias, 1 drivers
v0x5555690148f0_0 .net "i_rs2_addr", 4 0, L_0x5555691340a0;  alias, 1 drivers
v0x5555690149d0_0 .net "o_rs1_data", 31 0, L_0x5555691344f0;  alias, 1 drivers
v0x555569014ab0_0 .net "o_rs2_data", 31 0, L_0x555569134a20;  alias, 1 drivers
v0x555569014b90 .array "registers", 0 31, 31 0;
v0x555569015160_0 .net "x0", 31 0, L_0x555569134c50;  1 drivers
v0x555569015240_0 .net "x1", 31 0, L_0x555569134cc0;  1 drivers
v0x555569015320_0 .net "x10", 31 0, L_0x555569135100;  1 drivers
v0x555569015400_0 .net "x11", 31 0, L_0x555569135170;  1 drivers
v0x5555690154e0_0 .net "x12", 31 0, L_0x555569135250;  1 drivers
v0x5555690155c0_0 .net "x13", 31 0, L_0x5555691352c0;  1 drivers
v0x5555690156a0_0 .net "x14", 31 0, L_0x5555691351e0;  1 drivers
v0x555569015780_0 .net "x15", 31 0, L_0x555569135330;  1 drivers
v0x555569015860_0 .net "x16", 31 0, L_0x555569135430;  1 drivers
v0x555569015940_0 .net "x17", 31 0, L_0x5555691354a0;  1 drivers
v0x555569015a20_0 .net "x18", 31 0, L_0x5555691355b0;  1 drivers
v0x555569015d10_0 .net "x19", 31 0, L_0x555569135620;  1 drivers
v0x555569015df0_0 .net "x2", 31 0, L_0x555569134d30;  1 drivers
v0x555569015ed0_0 .net "x20", 31 0, L_0x555569135740;  1 drivers
v0x555569015fb0_0 .net "x21", 31 0, L_0x5555691357b0;  1 drivers
v0x555569016090_0 .net "x22", 31 0, L_0x555569135690;  1 drivers
v0x555569016170_0 .net "x23", 31 0, L_0x5555691358e0;  1 drivers
v0x555569016250_0 .net "x24", 31 0, L_0x555569135820;  1 drivers
v0x555569016330_0 .net "x25", 31 0, L_0x555569135a20;  1 drivers
v0x555569016410_0 .net "x26", 31 0, L_0x555569135b70;  1 drivers
v0x5555690164f0_0 .net "x27", 31 0, L_0x555569135be0;  1 drivers
v0x5555690165d0_0 .net "x28", 31 0, L_0x555569135d40;  1 drivers
v0x5555690166b0_0 .net "x29", 31 0, L_0x555569135db0;  1 drivers
v0x555569016790_0 .net "x3", 31 0, L_0x555569134da0;  1 drivers
v0x555569016870_0 .net "x30", 31 0, L_0x555569135f20;  1 drivers
v0x555569016950_0 .net "x31", 31 0, L_0x555569135f90;  1 drivers
v0x555569016a30_0 .net "x4", 31 0, L_0x555569134e10;  1 drivers
v0x555569016b10_0 .net "x5", 31 0, L_0x555569134e80;  1 drivers
v0x555569016bf0_0 .net "x6", 31 0, L_0x555569134ef0;  1 drivers
v0x555569016cd0_0 .net "x7", 31 0, L_0x555569134f60;  1 drivers
v0x555569016db0_0 .net "x8", 31 0, L_0x555569135020;  1 drivers
v0x555569016e90_0 .net "x9", 31 0, L_0x555569135090;  1 drivers
L_0x555569134270 .cmp/eq 5, L_0x555569133ea0, L_0x7f38a6a73e30;
L_0x555569134360 .array/port v0x555569014b90, L_0x555569134400;
L_0x555569134400 .concat [ 5 2 0 0], L_0x555569133ea0, L_0x7f38a6a73ec0;
L_0x5555691344f0 .functor MUXZ 32, L_0x555569134360, L_0x7f38a6a73e78, L_0x555569134270, C4<>;
L_0x5555691346d0 .cmp/eq 5, L_0x5555691340a0, L_0x7f38a6a73f08;
L_0x5555691347c0 .array/port v0x555569014b90, L_0x5555691348a0;
L_0x5555691348a0 .concat [ 5 2 0 0], L_0x5555691340a0, L_0x7f38a6a73f98;
L_0x555569134a20 .functor MUXZ 32, L_0x5555691347c0, L_0x7f38a6a73f50, L_0x5555691346d0, C4<>;
S_0x555569017090 .scope module, "target_adder" "FA_32bit" 24 159, 23 47 0, S_0x555568e14ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555569031f40_0 .net "A", 31 0, L_0x555569154120;  alias, 1 drivers
v0x555569032040_0 .net "B", 31 0, v0x5555690134a0_0;  alias, 1 drivers
L_0x7f38a6a746a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555569032100_0 .net "Cin", 0 0, L_0x7f38a6a746a0;  1 drivers
v0x555569032220_0 .net "Cout", 0 0, L_0x555569166090;  alias, 1 drivers
v0x555569032310_0 .net "Sum", 31 0, L_0x555569166840;  alias, 1 drivers
v0x555569032400_0 .net "carry", 6 0, L_0x555569164320;  1 drivers
L_0x555569156510 .part L_0x555569154120, 0, 4;
L_0x5555691565b0 .part v0x5555690134a0_0, 0, 4;
L_0x555569158950 .part L_0x555569154120, 4, 4;
L_0x555569158a80 .part v0x5555690134a0_0, 4, 4;
L_0x555569158bb0 .part L_0x555569164320, 0, 1;
L_0x55556915aef0 .part L_0x555569154120, 8, 4;
L_0x55556915afd0 .part v0x5555690134a0_0, 8, 4;
L_0x55556915b070 .part L_0x555569164320, 1, 1;
L_0x55556915d4b0 .part L_0x555569154120, 12, 4;
L_0x55556915d550 .part v0x5555690134a0_0, 12, 4;
L_0x55556915d5f0 .part L_0x555569164320, 2, 1;
L_0x55556915f9e0 .part L_0x555569154120, 16, 4;
L_0x55556915faf0 .part v0x5555690134a0_0, 16, 4;
L_0x55556915fb90 .part L_0x555569164320, 3, 1;
L_0x555569161f40 .part L_0x555569154120, 20, 4;
L_0x555569161fe0 .part v0x5555690134a0_0, 20, 4;
L_0x555569162110 .part L_0x555569164320, 4, 1;
L_0x555569164280 .part L_0x555569154120, 24, 4;
L_0x5555691643c0 .part v0x5555690134a0_0, 24, 4;
L_0x555569164460 .part L_0x555569164320, 5, 1;
LS_0x555569164320_0_0 .concat8 [ 1 1 1 1], L_0x555569155df0, L_0x555569158230, L_0x55556915a7d0, L_0x55556915cd90;
LS_0x555569164320_0_4 .concat8 [ 1 1 1 0], L_0x55556915f260, L_0x555569161820, L_0x555569163b60;
L_0x555569164320 .concat8 [ 4 3 0 0], LS_0x555569164320_0_0, LS_0x555569164320_0_4;
L_0x5555691667a0 .part L_0x555569154120, 28, 4;
L_0x555569164500 .part v0x5555690134a0_0, 28, 4;
L_0x555569166900 .part L_0x555569164320, 6, 1;
LS_0x555569166840_0_0 .concat8 [ 4 4 4 4], L_0x555569156470, L_0x5555691588b0, L_0x55556915ae50, L_0x55556915d410;
LS_0x555569166840_0_4 .concat8 [ 4 4 4 4], L_0x55556915f940, L_0x555569161ea0, L_0x5555691641e0, L_0x555569166700;
L_0x555569166840 .concat8 [ 16 16 0 0], LS_0x555569166840_0_0, LS_0x555569166840_0_4;
S_0x555569017320 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555569017090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556901a310_0 .net "A", 3 0, L_0x555569156510;  1 drivers
v0x55556901a410_0 .net "B", 3 0, L_0x5555691565b0;  1 drivers
v0x55556901a4f0_0 .net "Cin", 0 0, L_0x7f38a6a746a0;  alias, 1 drivers
v0x55556901a5c0_0 .net "Cout", 0 0, L_0x555569155df0;  1 drivers
v0x55556901a690_0 .net "Sum", 3 0, L_0x555569156470;  1 drivers
v0x55556901a730_0 .net "carry", 2 0, L_0x5555691558f0;  1 drivers
L_0x555569154740 .part L_0x555569156510, 0, 1;
L_0x555569154870 .part L_0x5555691565b0, 0, 1;
L_0x555569154dd0 .part L_0x555569156510, 1, 1;
L_0x555569154f00 .part L_0x5555691565b0, 1, 1;
L_0x555569155030 .part L_0x5555691558f0, 0, 1;
L_0x5555691555a0 .part L_0x555569156510, 2, 1;
L_0x5555691556d0 .part L_0x5555691565b0, 2, 1;
L_0x555569155800 .part L_0x5555691558f0, 1, 1;
L_0x5555691558f0 .concat8 [ 1 1 1 0], L_0x555569154630, L_0x555569154cc0, L_0x555569155490;
L_0x555569155f50 .part L_0x555569156510, 3, 1;
L_0x555569156110 .part L_0x5555691565b0, 3, 1;
L_0x5555691562d0 .part L_0x5555691558f0, 2, 1;
L_0x555569156470 .concat8 [ 1 1 1 1], L_0x555569154340, L_0x555569154a10, L_0x555569155140, L_0x555569155aa0;
S_0x5555690175d0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555569017320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569153a00 .functor XOR 1, L_0x555569154740, L_0x555569154870, C4<0>, C4<0>;
L_0x555569154340 .functor XOR 1, L_0x555569153a00, L_0x7f38a6a746a0, C4<0>, C4<0>;
L_0x5555691543b0 .functor AND 1, L_0x555569154740, L_0x555569154870, C4<1>, C4<1>;
L_0x5555691544c0 .functor XOR 1, L_0x555569154740, L_0x555569154870, C4<0>, C4<0>;
L_0x555569154530 .functor AND 1, L_0x7f38a6a746a0, L_0x5555691544c0, C4<1>, C4<1>;
L_0x555569154630 .functor OR 1, L_0x5555691543b0, L_0x555569154530, C4<0>, C4<0>;
v0x555569017880_0 .net "A", 0 0, L_0x555569154740;  1 drivers
v0x555569017960_0 .net "B", 0 0, L_0x555569154870;  1 drivers
v0x555569017a20_0 .net "Cin", 0 0, L_0x7f38a6a746a0;  alias, 1 drivers
v0x555569017af0_0 .net "Cout", 0 0, L_0x555569154630;  1 drivers
v0x555569017bb0_0 .net "Sum", 0 0, L_0x555569154340;  1 drivers
v0x555569017cc0_0 .net *"_ivl_0", 0 0, L_0x555569153a00;  1 drivers
v0x555569017da0_0 .net *"_ivl_4", 0 0, L_0x5555691543b0;  1 drivers
v0x555569017e80_0 .net *"_ivl_6", 0 0, L_0x5555691544c0;  1 drivers
v0x555569017f60_0 .net *"_ivl_8", 0 0, L_0x555569154530;  1 drivers
S_0x555569018170 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555569017320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691549a0 .functor XOR 1, L_0x555569154dd0, L_0x555569154f00, C4<0>, C4<0>;
L_0x555569154a10 .functor XOR 1, L_0x5555691549a0, L_0x555569155030, C4<0>, C4<0>;
L_0x555569154a80 .functor AND 1, L_0x555569154dd0, L_0x555569154f00, C4<1>, C4<1>;
L_0x555569154b40 .functor XOR 1, L_0x555569154dd0, L_0x555569154f00, C4<0>, C4<0>;
L_0x555569154bb0 .functor AND 1, L_0x555569155030, L_0x555569154b40, C4<1>, C4<1>;
L_0x555569154cc0 .functor OR 1, L_0x555569154a80, L_0x555569154bb0, C4<0>, C4<0>;
v0x5555690183d0_0 .net "A", 0 0, L_0x555569154dd0;  1 drivers
v0x555569018490_0 .net "B", 0 0, L_0x555569154f00;  1 drivers
v0x555569018550_0 .net "Cin", 0 0, L_0x555569155030;  1 drivers
v0x555569018620_0 .net "Cout", 0 0, L_0x555569154cc0;  1 drivers
v0x5555690186e0_0 .net "Sum", 0 0, L_0x555569154a10;  1 drivers
v0x5555690187f0_0 .net *"_ivl_0", 0 0, L_0x5555691549a0;  1 drivers
v0x5555690188d0_0 .net *"_ivl_4", 0 0, L_0x555569154a80;  1 drivers
v0x5555690189b0_0 .net *"_ivl_6", 0 0, L_0x555569154b40;  1 drivers
v0x555569018a90_0 .net *"_ivl_8", 0 0, L_0x555569154bb0;  1 drivers
S_0x555569018ca0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555569017320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691550d0 .functor XOR 1, L_0x5555691555a0, L_0x5555691556d0, C4<0>, C4<0>;
L_0x555569155140 .functor XOR 1, L_0x5555691550d0, L_0x555569155800, C4<0>, C4<0>;
L_0x555569155200 .functor AND 1, L_0x5555691555a0, L_0x5555691556d0, C4<1>, C4<1>;
L_0x555569155310 .functor XOR 1, L_0x5555691555a0, L_0x5555691556d0, C4<0>, C4<0>;
L_0x555569155380 .functor AND 1, L_0x555569155800, L_0x555569155310, C4<1>, C4<1>;
L_0x555569155490 .functor OR 1, L_0x555569155200, L_0x555569155380, C4<0>, C4<0>;
v0x555569018f10_0 .net "A", 0 0, L_0x5555691555a0;  1 drivers
v0x555569018fd0_0 .net "B", 0 0, L_0x5555691556d0;  1 drivers
v0x555569019090_0 .net "Cin", 0 0, L_0x555569155800;  1 drivers
v0x555569019160_0 .net "Cout", 0 0, L_0x555569155490;  1 drivers
v0x555569019220_0 .net "Sum", 0 0, L_0x555569155140;  1 drivers
v0x555569019330_0 .net *"_ivl_0", 0 0, L_0x5555691550d0;  1 drivers
v0x555569019410_0 .net *"_ivl_4", 0 0, L_0x555569155200;  1 drivers
v0x5555690194f0_0 .net *"_ivl_6", 0 0, L_0x555569155310;  1 drivers
v0x5555690195d0_0 .net *"_ivl_8", 0 0, L_0x555569155380;  1 drivers
S_0x5555690197e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555569017320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569155a30 .functor XOR 1, L_0x555569155f50, L_0x555569156110, C4<0>, C4<0>;
L_0x555569155aa0 .functor XOR 1, L_0x555569155a30, L_0x5555691562d0, C4<0>, C4<0>;
L_0x555569155b60 .functor AND 1, L_0x555569155f50, L_0x555569156110, C4<1>, C4<1>;
L_0x555569155c70 .functor XOR 1, L_0x555569155f50, L_0x555569156110, C4<0>, C4<0>;
L_0x555569155ce0 .functor AND 1, L_0x5555691562d0, L_0x555569155c70, C4<1>, C4<1>;
L_0x555569155df0 .functor OR 1, L_0x555569155b60, L_0x555569155ce0, C4<0>, C4<0>;
v0x555569019a20_0 .net "A", 0 0, L_0x555569155f50;  1 drivers
v0x555569019b00_0 .net "B", 0 0, L_0x555569156110;  1 drivers
v0x555569019bc0_0 .net "Cin", 0 0, L_0x5555691562d0;  1 drivers
v0x555569019c90_0 .net "Cout", 0 0, L_0x555569155df0;  alias, 1 drivers
v0x555569019d50_0 .net "Sum", 0 0, L_0x555569155aa0;  1 drivers
v0x555569019e60_0 .net *"_ivl_0", 0 0, L_0x555569155a30;  1 drivers
v0x555569019f40_0 .net *"_ivl_4", 0 0, L_0x555569155b60;  1 drivers
v0x55556901a020_0 .net *"_ivl_6", 0 0, L_0x555569155c70;  1 drivers
v0x55556901a100_0 .net *"_ivl_8", 0 0, L_0x555569155ce0;  1 drivers
S_0x55556901a890 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555569017090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556901d890_0 .net "A", 3 0, L_0x555569158950;  1 drivers
v0x55556901d990_0 .net "B", 3 0, L_0x555569158a80;  1 drivers
v0x55556901da70_0 .net "Cin", 0 0, L_0x555569158bb0;  1 drivers
v0x55556901db40_0 .net "Cout", 0 0, L_0x555569158230;  1 drivers
v0x55556901dc10_0 .net "Sum", 3 0, L_0x5555691588b0;  1 drivers
v0x55556901dcb0_0 .net "carry", 2 0, L_0x555569157d30;  1 drivers
L_0x555569156ac0 .part L_0x555569158950, 0, 1;
L_0x555569156bf0 .part L_0x555569158a80, 0, 1;
L_0x555569157190 .part L_0x555569158950, 1, 1;
L_0x5555691572c0 .part L_0x555569158a80, 1, 1;
L_0x5555691573f0 .part L_0x555569157d30, 0, 1;
L_0x5555691579a0 .part L_0x555569158950, 2, 1;
L_0x555569157b10 .part L_0x555569158a80, 2, 1;
L_0x555569157c40 .part L_0x555569157d30, 1, 1;
L_0x555569157d30 .concat8 [ 1 1 1 0], L_0x555569156970, L_0x555569157040, L_0x555569157850;
L_0x555569158390 .part L_0x555569158950, 3, 1;
L_0x555569158550 .part L_0x555569158a80, 3, 1;
L_0x555569158710 .part L_0x555569157d30, 2, 1;
L_0x5555691588b0 .concat8 [ 1 1 1 1], L_0x5555691566c0, L_0x555569156d90, L_0x555569157500, L_0x555569157ee0;
S_0x55556901ab40 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55556901a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569156650 .functor XOR 1, L_0x555569156ac0, L_0x555569156bf0, C4<0>, C4<0>;
L_0x5555691566c0 .functor XOR 1, L_0x555569156650, L_0x555569158bb0, C4<0>, C4<0>;
L_0x555569156730 .functor AND 1, L_0x555569156ac0, L_0x555569156bf0, C4<1>, C4<1>;
L_0x555569156840 .functor XOR 1, L_0x555569156ac0, L_0x555569156bf0, C4<0>, C4<0>;
L_0x5555691568b0 .functor AND 1, L_0x555569158bb0, L_0x555569156840, C4<1>, C4<1>;
L_0x555569156970 .functor OR 1, L_0x555569156730, L_0x5555691568b0, C4<0>, C4<0>;
v0x55556901ae00_0 .net "A", 0 0, L_0x555569156ac0;  1 drivers
v0x55556901aee0_0 .net "B", 0 0, L_0x555569156bf0;  1 drivers
v0x55556901afa0_0 .net "Cin", 0 0, L_0x555569158bb0;  alias, 1 drivers
v0x55556901b070_0 .net "Cout", 0 0, L_0x555569156970;  1 drivers
v0x55556901b130_0 .net "Sum", 0 0, L_0x5555691566c0;  1 drivers
v0x55556901b240_0 .net *"_ivl_0", 0 0, L_0x555569156650;  1 drivers
v0x55556901b320_0 .net *"_ivl_4", 0 0, L_0x555569156730;  1 drivers
v0x55556901b400_0 .net *"_ivl_6", 0 0, L_0x555569156840;  1 drivers
v0x55556901b4e0_0 .net *"_ivl_8", 0 0, L_0x5555691568b0;  1 drivers
S_0x55556901b6f0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55556901a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569156d20 .functor XOR 1, L_0x555569157190, L_0x5555691572c0, C4<0>, C4<0>;
L_0x555569156d90 .functor XOR 1, L_0x555569156d20, L_0x5555691573f0, C4<0>, C4<0>;
L_0x555569156e00 .functor AND 1, L_0x555569157190, L_0x5555691572c0, C4<1>, C4<1>;
L_0x555569156ec0 .functor XOR 1, L_0x555569157190, L_0x5555691572c0, C4<0>, C4<0>;
L_0x555569156f30 .functor AND 1, L_0x5555691573f0, L_0x555569156ec0, C4<1>, C4<1>;
L_0x555569157040 .functor OR 1, L_0x555569156e00, L_0x555569156f30, C4<0>, C4<0>;
v0x55556901b950_0 .net "A", 0 0, L_0x555569157190;  1 drivers
v0x55556901ba10_0 .net "B", 0 0, L_0x5555691572c0;  1 drivers
v0x55556901bad0_0 .net "Cin", 0 0, L_0x5555691573f0;  1 drivers
v0x55556901bba0_0 .net "Cout", 0 0, L_0x555569157040;  1 drivers
v0x55556901bc60_0 .net "Sum", 0 0, L_0x555569156d90;  1 drivers
v0x55556901bd70_0 .net *"_ivl_0", 0 0, L_0x555569156d20;  1 drivers
v0x55556901be50_0 .net *"_ivl_4", 0 0, L_0x555569156e00;  1 drivers
v0x55556901bf30_0 .net *"_ivl_6", 0 0, L_0x555569156ec0;  1 drivers
v0x55556901c010_0 .net *"_ivl_8", 0 0, L_0x555569156f30;  1 drivers
S_0x55556901c220 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55556901a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569157490 .functor XOR 1, L_0x5555691579a0, L_0x555569157b10, C4<0>, C4<0>;
L_0x555569157500 .functor XOR 1, L_0x555569157490, L_0x555569157c40, C4<0>, C4<0>;
L_0x5555691575c0 .functor AND 1, L_0x5555691579a0, L_0x555569157b10, C4<1>, C4<1>;
L_0x5555691576d0 .functor XOR 1, L_0x5555691579a0, L_0x555569157b10, C4<0>, C4<0>;
L_0x555569157740 .functor AND 1, L_0x555569157c40, L_0x5555691576d0, C4<1>, C4<1>;
L_0x555569157850 .functor OR 1, L_0x5555691575c0, L_0x555569157740, C4<0>, C4<0>;
v0x55556901c490_0 .net "A", 0 0, L_0x5555691579a0;  1 drivers
v0x55556901c550_0 .net "B", 0 0, L_0x555569157b10;  1 drivers
v0x55556901c610_0 .net "Cin", 0 0, L_0x555569157c40;  1 drivers
v0x55556901c6e0_0 .net "Cout", 0 0, L_0x555569157850;  1 drivers
v0x55556901c7a0_0 .net "Sum", 0 0, L_0x555569157500;  1 drivers
v0x55556901c8b0_0 .net *"_ivl_0", 0 0, L_0x555569157490;  1 drivers
v0x55556901c990_0 .net *"_ivl_4", 0 0, L_0x5555691575c0;  1 drivers
v0x55556901ca70_0 .net *"_ivl_6", 0 0, L_0x5555691576d0;  1 drivers
v0x55556901cb50_0 .net *"_ivl_8", 0 0, L_0x555569157740;  1 drivers
S_0x55556901cd60 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55556901a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569157e70 .functor XOR 1, L_0x555569158390, L_0x555569158550, C4<0>, C4<0>;
L_0x555569157ee0 .functor XOR 1, L_0x555569157e70, L_0x555569158710, C4<0>, C4<0>;
L_0x555569157fa0 .functor AND 1, L_0x555569158390, L_0x555569158550, C4<1>, C4<1>;
L_0x5555691580b0 .functor XOR 1, L_0x555569158390, L_0x555569158550, C4<0>, C4<0>;
L_0x555569158120 .functor AND 1, L_0x555569158710, L_0x5555691580b0, C4<1>, C4<1>;
L_0x555569158230 .functor OR 1, L_0x555569157fa0, L_0x555569158120, C4<0>, C4<0>;
v0x55556901cfa0_0 .net "A", 0 0, L_0x555569158390;  1 drivers
v0x55556901d080_0 .net "B", 0 0, L_0x555569158550;  1 drivers
v0x55556901d140_0 .net "Cin", 0 0, L_0x555569158710;  1 drivers
v0x55556901d210_0 .net "Cout", 0 0, L_0x555569158230;  alias, 1 drivers
v0x55556901d2d0_0 .net "Sum", 0 0, L_0x555569157ee0;  1 drivers
v0x55556901d3e0_0 .net *"_ivl_0", 0 0, L_0x555569157e70;  1 drivers
v0x55556901d4c0_0 .net *"_ivl_4", 0 0, L_0x555569157fa0;  1 drivers
v0x55556901d5a0_0 .net *"_ivl_6", 0 0, L_0x5555691580b0;  1 drivers
v0x55556901d680_0 .net *"_ivl_8", 0 0, L_0x555569158120;  1 drivers
S_0x55556901de10 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555569017090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555569020e20_0 .net "A", 3 0, L_0x55556915aef0;  1 drivers
v0x555569020f20_0 .net "B", 3 0, L_0x55556915afd0;  1 drivers
v0x555569021000_0 .net "Cin", 0 0, L_0x55556915b070;  1 drivers
v0x5555690210d0_0 .net "Cout", 0 0, L_0x55556915a7d0;  1 drivers
v0x5555690211a0_0 .net "Sum", 3 0, L_0x55556915ae50;  1 drivers
v0x555569021240_0 .net "carry", 2 0, L_0x55556915a2d0;  1 drivers
L_0x555569159060 .part L_0x55556915aef0, 0, 1;
L_0x555569159190 .part L_0x55556915afd0, 0, 1;
L_0x555569159730 .part L_0x55556915aef0, 1, 1;
L_0x555569159860 .part L_0x55556915afd0, 1, 1;
L_0x555569159990 .part L_0x55556915a2d0, 0, 1;
L_0x555569159f40 .part L_0x55556915aef0, 2, 1;
L_0x55556915a0b0 .part L_0x55556915afd0, 2, 1;
L_0x55556915a1e0 .part L_0x55556915a2d0, 1, 1;
L_0x55556915a2d0 .concat8 [ 1 1 1 0], L_0x555569158f10, L_0x5555691595e0, L_0x555569159df0;
L_0x55556915a930 .part L_0x55556915aef0, 3, 1;
L_0x55556915aaf0 .part L_0x55556915afd0, 3, 1;
L_0x55556915acb0 .part L_0x55556915a2d0, 2, 1;
L_0x55556915ae50 .concat8 [ 1 1 1 1], L_0x555569158d50, L_0x555569159330, L_0x555569159aa0, L_0x55556915a480;
S_0x55556901e0d0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55556901de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569158ce0 .functor XOR 1, L_0x555569159060, L_0x555569159190, C4<0>, C4<0>;
L_0x555569158d50 .functor XOR 1, L_0x555569158ce0, L_0x55556915b070, C4<0>, C4<0>;
L_0x555569158dc0 .functor AND 1, L_0x555569159060, L_0x555569159190, C4<1>, C4<1>;
L_0x555569158e30 .functor XOR 1, L_0x555569159060, L_0x555569159190, C4<0>, C4<0>;
L_0x555569158ea0 .functor AND 1, L_0x55556915b070, L_0x555569158e30, C4<1>, C4<1>;
L_0x555569158f10 .functor OR 1, L_0x555569158dc0, L_0x555569158ea0, C4<0>, C4<0>;
v0x55556901e390_0 .net "A", 0 0, L_0x555569159060;  1 drivers
v0x55556901e470_0 .net "B", 0 0, L_0x555569159190;  1 drivers
v0x55556901e530_0 .net "Cin", 0 0, L_0x55556915b070;  alias, 1 drivers
v0x55556901e600_0 .net "Cout", 0 0, L_0x555569158f10;  1 drivers
v0x55556901e6c0_0 .net "Sum", 0 0, L_0x555569158d50;  1 drivers
v0x55556901e7d0_0 .net *"_ivl_0", 0 0, L_0x555569158ce0;  1 drivers
v0x55556901e8b0_0 .net *"_ivl_4", 0 0, L_0x555569158dc0;  1 drivers
v0x55556901e990_0 .net *"_ivl_6", 0 0, L_0x555569158e30;  1 drivers
v0x55556901ea70_0 .net *"_ivl_8", 0 0, L_0x555569158ea0;  1 drivers
S_0x55556901ec80 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55556901de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691592c0 .functor XOR 1, L_0x555569159730, L_0x555569159860, C4<0>, C4<0>;
L_0x555569159330 .functor XOR 1, L_0x5555691592c0, L_0x555569159990, C4<0>, C4<0>;
L_0x5555691593a0 .functor AND 1, L_0x555569159730, L_0x555569159860, C4<1>, C4<1>;
L_0x555569159460 .functor XOR 1, L_0x555569159730, L_0x555569159860, C4<0>, C4<0>;
L_0x5555691594d0 .functor AND 1, L_0x555569159990, L_0x555569159460, C4<1>, C4<1>;
L_0x5555691595e0 .functor OR 1, L_0x5555691593a0, L_0x5555691594d0, C4<0>, C4<0>;
v0x55556901eee0_0 .net "A", 0 0, L_0x555569159730;  1 drivers
v0x55556901efa0_0 .net "B", 0 0, L_0x555569159860;  1 drivers
v0x55556901f060_0 .net "Cin", 0 0, L_0x555569159990;  1 drivers
v0x55556901f130_0 .net "Cout", 0 0, L_0x5555691595e0;  1 drivers
v0x55556901f1f0_0 .net "Sum", 0 0, L_0x555569159330;  1 drivers
v0x55556901f300_0 .net *"_ivl_0", 0 0, L_0x5555691592c0;  1 drivers
v0x55556901f3e0_0 .net *"_ivl_4", 0 0, L_0x5555691593a0;  1 drivers
v0x55556901f4c0_0 .net *"_ivl_6", 0 0, L_0x555569159460;  1 drivers
v0x55556901f5a0_0 .net *"_ivl_8", 0 0, L_0x5555691594d0;  1 drivers
S_0x55556901f7b0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55556901de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569159a30 .functor XOR 1, L_0x555569159f40, L_0x55556915a0b0, C4<0>, C4<0>;
L_0x555569159aa0 .functor XOR 1, L_0x555569159a30, L_0x55556915a1e0, C4<0>, C4<0>;
L_0x555569159b60 .functor AND 1, L_0x555569159f40, L_0x55556915a0b0, C4<1>, C4<1>;
L_0x555569159c70 .functor XOR 1, L_0x555569159f40, L_0x55556915a0b0, C4<0>, C4<0>;
L_0x555569159ce0 .functor AND 1, L_0x55556915a1e0, L_0x555569159c70, C4<1>, C4<1>;
L_0x555569159df0 .functor OR 1, L_0x555569159b60, L_0x555569159ce0, C4<0>, C4<0>;
v0x55556901fa20_0 .net "A", 0 0, L_0x555569159f40;  1 drivers
v0x55556901fae0_0 .net "B", 0 0, L_0x55556915a0b0;  1 drivers
v0x55556901fba0_0 .net "Cin", 0 0, L_0x55556915a1e0;  1 drivers
v0x55556901fc70_0 .net "Cout", 0 0, L_0x555569159df0;  1 drivers
v0x55556901fd30_0 .net "Sum", 0 0, L_0x555569159aa0;  1 drivers
v0x55556901fe40_0 .net *"_ivl_0", 0 0, L_0x555569159a30;  1 drivers
v0x55556901ff20_0 .net *"_ivl_4", 0 0, L_0x555569159b60;  1 drivers
v0x555569020000_0 .net *"_ivl_6", 0 0, L_0x555569159c70;  1 drivers
v0x5555690200e0_0 .net *"_ivl_8", 0 0, L_0x555569159ce0;  1 drivers
S_0x5555690202f0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55556901de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915a410 .functor XOR 1, L_0x55556915a930, L_0x55556915aaf0, C4<0>, C4<0>;
L_0x55556915a480 .functor XOR 1, L_0x55556915a410, L_0x55556915acb0, C4<0>, C4<0>;
L_0x55556915a540 .functor AND 1, L_0x55556915a930, L_0x55556915aaf0, C4<1>, C4<1>;
L_0x55556915a650 .functor XOR 1, L_0x55556915a930, L_0x55556915aaf0, C4<0>, C4<0>;
L_0x55556915a6c0 .functor AND 1, L_0x55556915acb0, L_0x55556915a650, C4<1>, C4<1>;
L_0x55556915a7d0 .functor OR 1, L_0x55556915a540, L_0x55556915a6c0, C4<0>, C4<0>;
v0x555569020530_0 .net "A", 0 0, L_0x55556915a930;  1 drivers
v0x555569020610_0 .net "B", 0 0, L_0x55556915aaf0;  1 drivers
v0x5555690206d0_0 .net "Cin", 0 0, L_0x55556915acb0;  1 drivers
v0x5555690207a0_0 .net "Cout", 0 0, L_0x55556915a7d0;  alias, 1 drivers
v0x555569020860_0 .net "Sum", 0 0, L_0x55556915a480;  1 drivers
v0x555569020970_0 .net *"_ivl_0", 0 0, L_0x55556915a410;  1 drivers
v0x555569020a50_0 .net *"_ivl_4", 0 0, L_0x55556915a540;  1 drivers
v0x555569020b30_0 .net *"_ivl_6", 0 0, L_0x55556915a650;  1 drivers
v0x555569020c10_0 .net *"_ivl_8", 0 0, L_0x55556915a6c0;  1 drivers
S_0x5555690213a0 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555569017090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555690243a0_0 .net "A", 3 0, L_0x55556915d4b0;  1 drivers
v0x5555690244a0_0 .net "B", 3 0, L_0x55556915d550;  1 drivers
v0x555569024580_0 .net "Cin", 0 0, L_0x55556915d5f0;  1 drivers
v0x555569024650_0 .net "Cout", 0 0, L_0x55556915cd90;  1 drivers
v0x555569024720_0 .net "Sum", 3 0, L_0x55556915d410;  1 drivers
v0x5555690247c0_0 .net "carry", 2 0, L_0x55556915c890;  1 drivers
L_0x55556915b620 .part L_0x55556915d4b0, 0, 1;
L_0x55556915b750 .part L_0x55556915d550, 0, 1;
L_0x55556915bcf0 .part L_0x55556915d4b0, 1, 1;
L_0x55556915be20 .part L_0x55556915d550, 1, 1;
L_0x55556915bf50 .part L_0x55556915c890, 0, 1;
L_0x55556915c500 .part L_0x55556915d4b0, 2, 1;
L_0x55556915c670 .part L_0x55556915d550, 2, 1;
L_0x55556915c7a0 .part L_0x55556915c890, 1, 1;
L_0x55556915c890 .concat8 [ 1 1 1 0], L_0x55556915b510, L_0x55556915bba0, L_0x55556915c3b0;
L_0x55556915cef0 .part L_0x55556915d4b0, 3, 1;
L_0x55556915d0b0 .part L_0x55556915d550, 3, 1;
L_0x55556915d270 .part L_0x55556915c890, 2, 1;
L_0x55556915d410 .concat8 [ 1 1 1 1], L_0x55556915b260, L_0x55556915b8f0, L_0x55556915c060, L_0x55556915ca40;
S_0x555569021630 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x5555690213a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915b1f0 .functor XOR 1, L_0x55556915b620, L_0x55556915b750, C4<0>, C4<0>;
L_0x55556915b260 .functor XOR 1, L_0x55556915b1f0, L_0x55556915d5f0, C4<0>, C4<0>;
L_0x55556915b2d0 .functor AND 1, L_0x55556915b620, L_0x55556915b750, C4<1>, C4<1>;
L_0x55556915b3e0 .functor XOR 1, L_0x55556915b620, L_0x55556915b750, C4<0>, C4<0>;
L_0x55556915b450 .functor AND 1, L_0x55556915d5f0, L_0x55556915b3e0, C4<1>, C4<1>;
L_0x55556915b510 .functor OR 1, L_0x55556915b2d0, L_0x55556915b450, C4<0>, C4<0>;
v0x555569021910_0 .net "A", 0 0, L_0x55556915b620;  1 drivers
v0x5555690219f0_0 .net "B", 0 0, L_0x55556915b750;  1 drivers
v0x555569021ab0_0 .net "Cin", 0 0, L_0x55556915d5f0;  alias, 1 drivers
v0x555569021b80_0 .net "Cout", 0 0, L_0x55556915b510;  1 drivers
v0x555569021c40_0 .net "Sum", 0 0, L_0x55556915b260;  1 drivers
v0x555569021d50_0 .net *"_ivl_0", 0 0, L_0x55556915b1f0;  1 drivers
v0x555569021e30_0 .net *"_ivl_4", 0 0, L_0x55556915b2d0;  1 drivers
v0x555569021f10_0 .net *"_ivl_6", 0 0, L_0x55556915b3e0;  1 drivers
v0x555569021ff0_0 .net *"_ivl_8", 0 0, L_0x55556915b450;  1 drivers
S_0x555569022200 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x5555690213a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915b880 .functor XOR 1, L_0x55556915bcf0, L_0x55556915be20, C4<0>, C4<0>;
L_0x55556915b8f0 .functor XOR 1, L_0x55556915b880, L_0x55556915bf50, C4<0>, C4<0>;
L_0x55556915b960 .functor AND 1, L_0x55556915bcf0, L_0x55556915be20, C4<1>, C4<1>;
L_0x55556915ba20 .functor XOR 1, L_0x55556915bcf0, L_0x55556915be20, C4<0>, C4<0>;
L_0x55556915ba90 .functor AND 1, L_0x55556915bf50, L_0x55556915ba20, C4<1>, C4<1>;
L_0x55556915bba0 .functor OR 1, L_0x55556915b960, L_0x55556915ba90, C4<0>, C4<0>;
v0x555569022460_0 .net "A", 0 0, L_0x55556915bcf0;  1 drivers
v0x555569022520_0 .net "B", 0 0, L_0x55556915be20;  1 drivers
v0x5555690225e0_0 .net "Cin", 0 0, L_0x55556915bf50;  1 drivers
v0x5555690226b0_0 .net "Cout", 0 0, L_0x55556915bba0;  1 drivers
v0x555569022770_0 .net "Sum", 0 0, L_0x55556915b8f0;  1 drivers
v0x555569022880_0 .net *"_ivl_0", 0 0, L_0x55556915b880;  1 drivers
v0x555569022960_0 .net *"_ivl_4", 0 0, L_0x55556915b960;  1 drivers
v0x555569022a40_0 .net *"_ivl_6", 0 0, L_0x55556915ba20;  1 drivers
v0x555569022b20_0 .net *"_ivl_8", 0 0, L_0x55556915ba90;  1 drivers
S_0x555569022d30 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x5555690213a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915bff0 .functor XOR 1, L_0x55556915c500, L_0x55556915c670, C4<0>, C4<0>;
L_0x55556915c060 .functor XOR 1, L_0x55556915bff0, L_0x55556915c7a0, C4<0>, C4<0>;
L_0x55556915c120 .functor AND 1, L_0x55556915c500, L_0x55556915c670, C4<1>, C4<1>;
L_0x55556915c230 .functor XOR 1, L_0x55556915c500, L_0x55556915c670, C4<0>, C4<0>;
L_0x55556915c2a0 .functor AND 1, L_0x55556915c7a0, L_0x55556915c230, C4<1>, C4<1>;
L_0x55556915c3b0 .functor OR 1, L_0x55556915c120, L_0x55556915c2a0, C4<0>, C4<0>;
v0x555569022fa0_0 .net "A", 0 0, L_0x55556915c500;  1 drivers
v0x555569023060_0 .net "B", 0 0, L_0x55556915c670;  1 drivers
v0x555569023120_0 .net "Cin", 0 0, L_0x55556915c7a0;  1 drivers
v0x5555690231f0_0 .net "Cout", 0 0, L_0x55556915c3b0;  1 drivers
v0x5555690232b0_0 .net "Sum", 0 0, L_0x55556915c060;  1 drivers
v0x5555690233c0_0 .net *"_ivl_0", 0 0, L_0x55556915bff0;  1 drivers
v0x5555690234a0_0 .net *"_ivl_4", 0 0, L_0x55556915c120;  1 drivers
v0x555569023580_0 .net *"_ivl_6", 0 0, L_0x55556915c230;  1 drivers
v0x555569023660_0 .net *"_ivl_8", 0 0, L_0x55556915c2a0;  1 drivers
S_0x555569023870 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x5555690213a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915c9d0 .functor XOR 1, L_0x55556915cef0, L_0x55556915d0b0, C4<0>, C4<0>;
L_0x55556915ca40 .functor XOR 1, L_0x55556915c9d0, L_0x55556915d270, C4<0>, C4<0>;
L_0x55556915cb00 .functor AND 1, L_0x55556915cef0, L_0x55556915d0b0, C4<1>, C4<1>;
L_0x55556915cc10 .functor XOR 1, L_0x55556915cef0, L_0x55556915d0b0, C4<0>, C4<0>;
L_0x55556915cc80 .functor AND 1, L_0x55556915d270, L_0x55556915cc10, C4<1>, C4<1>;
L_0x55556915cd90 .functor OR 1, L_0x55556915cb00, L_0x55556915cc80, C4<0>, C4<0>;
v0x555569023ab0_0 .net "A", 0 0, L_0x55556915cef0;  1 drivers
v0x555569023b90_0 .net "B", 0 0, L_0x55556915d0b0;  1 drivers
v0x555569023c50_0 .net "Cin", 0 0, L_0x55556915d270;  1 drivers
v0x555569023d20_0 .net "Cout", 0 0, L_0x55556915cd90;  alias, 1 drivers
v0x555569023de0_0 .net "Sum", 0 0, L_0x55556915ca40;  1 drivers
v0x555569023ef0_0 .net *"_ivl_0", 0 0, L_0x55556915c9d0;  1 drivers
v0x555569023fd0_0 .net *"_ivl_4", 0 0, L_0x55556915cb00;  1 drivers
v0x5555690240b0_0 .net *"_ivl_6", 0 0, L_0x55556915cc10;  1 drivers
v0x555569024190_0 .net *"_ivl_8", 0 0, L_0x55556915cc80;  1 drivers
S_0x555569024920 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555569017090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555569027940_0 .net "A", 3 0, L_0x55556915f9e0;  1 drivers
v0x555569027a40_0 .net "B", 3 0, L_0x55556915faf0;  1 drivers
v0x555569027b20_0 .net "Cin", 0 0, L_0x55556915fb90;  1 drivers
v0x555569027bf0_0 .net "Cout", 0 0, L_0x55556915f260;  1 drivers
v0x555569027cc0_0 .net "Sum", 3 0, L_0x55556915f940;  1 drivers
v0x555569027d60_0 .net "carry", 2 0, L_0x55556915ed60;  1 drivers
L_0x55556915daf0 .part L_0x55556915f9e0, 0, 1;
L_0x55556915dc20 .part L_0x55556915faf0, 0, 1;
L_0x55556915e1c0 .part L_0x55556915f9e0, 1, 1;
L_0x55556915e2f0 .part L_0x55556915faf0, 1, 1;
L_0x55556915e420 .part L_0x55556915ed60, 0, 1;
L_0x55556915e9d0 .part L_0x55556915f9e0, 2, 1;
L_0x55556915eb40 .part L_0x55556915faf0, 2, 1;
L_0x55556915ec70 .part L_0x55556915ed60, 1, 1;
L_0x55556915ed60 .concat8 [ 1 1 1 0], L_0x55556915d9a0, L_0x55556915e070, L_0x55556915e880;
L_0x55556915f3c0 .part L_0x55556915f9e0, 3, 1;
L_0x55556915f5e0 .part L_0x55556915faf0, 3, 1;
L_0x55556915f7a0 .part L_0x55556915ed60, 2, 1;
L_0x55556915f940 .concat8 [ 1 1 1 1], L_0x55556915d790, L_0x55556915ddc0, L_0x55556915e530, L_0x55556915ef10;
S_0x555569024c00 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555569024920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915d720 .functor XOR 1, L_0x55556915daf0, L_0x55556915dc20, C4<0>, C4<0>;
L_0x55556915d790 .functor XOR 1, L_0x55556915d720, L_0x55556915fb90, C4<0>, C4<0>;
L_0x55556915d800 .functor AND 1, L_0x55556915daf0, L_0x55556915dc20, C4<1>, C4<1>;
L_0x55556915d870 .functor XOR 1, L_0x55556915daf0, L_0x55556915dc20, C4<0>, C4<0>;
L_0x55556915d8e0 .functor AND 1, L_0x55556915fb90, L_0x55556915d870, C4<1>, C4<1>;
L_0x55556915d9a0 .functor OR 1, L_0x55556915d800, L_0x55556915d8e0, C4<0>, C4<0>;
v0x555569024eb0_0 .net "A", 0 0, L_0x55556915daf0;  1 drivers
v0x555569024f90_0 .net "B", 0 0, L_0x55556915dc20;  1 drivers
v0x555569025050_0 .net "Cin", 0 0, L_0x55556915fb90;  alias, 1 drivers
v0x555569025120_0 .net "Cout", 0 0, L_0x55556915d9a0;  1 drivers
v0x5555690251e0_0 .net "Sum", 0 0, L_0x55556915d790;  1 drivers
v0x5555690252f0_0 .net *"_ivl_0", 0 0, L_0x55556915d720;  1 drivers
v0x5555690253d0_0 .net *"_ivl_4", 0 0, L_0x55556915d800;  1 drivers
v0x5555690254b0_0 .net *"_ivl_6", 0 0, L_0x55556915d870;  1 drivers
v0x555569025590_0 .net *"_ivl_8", 0 0, L_0x55556915d8e0;  1 drivers
S_0x5555690257a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555569024920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915dd50 .functor XOR 1, L_0x55556915e1c0, L_0x55556915e2f0, C4<0>, C4<0>;
L_0x55556915ddc0 .functor XOR 1, L_0x55556915dd50, L_0x55556915e420, C4<0>, C4<0>;
L_0x55556915de30 .functor AND 1, L_0x55556915e1c0, L_0x55556915e2f0, C4<1>, C4<1>;
L_0x55556915def0 .functor XOR 1, L_0x55556915e1c0, L_0x55556915e2f0, C4<0>, C4<0>;
L_0x55556915df60 .functor AND 1, L_0x55556915e420, L_0x55556915def0, C4<1>, C4<1>;
L_0x55556915e070 .functor OR 1, L_0x55556915de30, L_0x55556915df60, C4<0>, C4<0>;
v0x555569025a00_0 .net "A", 0 0, L_0x55556915e1c0;  1 drivers
v0x555569025ac0_0 .net "B", 0 0, L_0x55556915e2f0;  1 drivers
v0x555569025b80_0 .net "Cin", 0 0, L_0x55556915e420;  1 drivers
v0x555569025c50_0 .net "Cout", 0 0, L_0x55556915e070;  1 drivers
v0x555569025d10_0 .net "Sum", 0 0, L_0x55556915ddc0;  1 drivers
v0x555569025e20_0 .net *"_ivl_0", 0 0, L_0x55556915dd50;  1 drivers
v0x555569025f00_0 .net *"_ivl_4", 0 0, L_0x55556915de30;  1 drivers
v0x555569025fe0_0 .net *"_ivl_6", 0 0, L_0x55556915def0;  1 drivers
v0x5555690260c0_0 .net *"_ivl_8", 0 0, L_0x55556915df60;  1 drivers
S_0x5555690262d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555569024920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915e4c0 .functor XOR 1, L_0x55556915e9d0, L_0x55556915eb40, C4<0>, C4<0>;
L_0x55556915e530 .functor XOR 1, L_0x55556915e4c0, L_0x55556915ec70, C4<0>, C4<0>;
L_0x55556915e5f0 .functor AND 1, L_0x55556915e9d0, L_0x55556915eb40, C4<1>, C4<1>;
L_0x55556915e700 .functor XOR 1, L_0x55556915e9d0, L_0x55556915eb40, C4<0>, C4<0>;
L_0x55556915e770 .functor AND 1, L_0x55556915ec70, L_0x55556915e700, C4<1>, C4<1>;
L_0x55556915e880 .functor OR 1, L_0x55556915e5f0, L_0x55556915e770, C4<0>, C4<0>;
v0x555569026540_0 .net "A", 0 0, L_0x55556915e9d0;  1 drivers
v0x555569026600_0 .net "B", 0 0, L_0x55556915eb40;  1 drivers
v0x5555690266c0_0 .net "Cin", 0 0, L_0x55556915ec70;  1 drivers
v0x555569026790_0 .net "Cout", 0 0, L_0x55556915e880;  1 drivers
v0x555569026850_0 .net "Sum", 0 0, L_0x55556915e530;  1 drivers
v0x555569026960_0 .net *"_ivl_0", 0 0, L_0x55556915e4c0;  1 drivers
v0x555569026a40_0 .net *"_ivl_4", 0 0, L_0x55556915e5f0;  1 drivers
v0x555569026b20_0 .net *"_ivl_6", 0 0, L_0x55556915e700;  1 drivers
v0x555569026c00_0 .net *"_ivl_8", 0 0, L_0x55556915e770;  1 drivers
S_0x555569026e10 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555569024920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915eea0 .functor XOR 1, L_0x55556915f3c0, L_0x55556915f5e0, C4<0>, C4<0>;
L_0x55556915ef10 .functor XOR 1, L_0x55556915eea0, L_0x55556915f7a0, C4<0>, C4<0>;
L_0x55556915efd0 .functor AND 1, L_0x55556915f3c0, L_0x55556915f5e0, C4<1>, C4<1>;
L_0x55556915f0e0 .functor XOR 1, L_0x55556915f3c0, L_0x55556915f5e0, C4<0>, C4<0>;
L_0x55556915f150 .functor AND 1, L_0x55556915f7a0, L_0x55556915f0e0, C4<1>, C4<1>;
L_0x55556915f260 .functor OR 1, L_0x55556915efd0, L_0x55556915f150, C4<0>, C4<0>;
v0x555569027050_0 .net "A", 0 0, L_0x55556915f3c0;  1 drivers
v0x555569027130_0 .net "B", 0 0, L_0x55556915f5e0;  1 drivers
v0x5555690271f0_0 .net "Cin", 0 0, L_0x55556915f7a0;  1 drivers
v0x5555690272c0_0 .net "Cout", 0 0, L_0x55556915f260;  alias, 1 drivers
v0x555569027380_0 .net "Sum", 0 0, L_0x55556915ef10;  1 drivers
v0x555569027490_0 .net *"_ivl_0", 0 0, L_0x55556915eea0;  1 drivers
v0x555569027570_0 .net *"_ivl_4", 0 0, L_0x55556915efd0;  1 drivers
v0x555569027650_0 .net *"_ivl_6", 0 0, L_0x55556915f0e0;  1 drivers
v0x555569027730_0 .net *"_ivl_8", 0 0, L_0x55556915f150;  1 drivers
S_0x555569027ec0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555569017090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556902aec0_0 .net "A", 3 0, L_0x555569161f40;  1 drivers
v0x55556902afc0_0 .net "B", 3 0, L_0x555569161fe0;  1 drivers
v0x55556902b0a0_0 .net "Cin", 0 0, L_0x555569162110;  1 drivers
v0x55556902b170_0 .net "Cout", 0 0, L_0x555569161820;  1 drivers
v0x55556902b240_0 .net "Sum", 3 0, L_0x555569161ea0;  1 drivers
v0x55556902b2e0_0 .net "carry", 2 0, L_0x555569161320;  1 drivers
L_0x5555691600b0 .part L_0x555569161f40, 0, 1;
L_0x5555691601e0 .part L_0x555569161fe0, 0, 1;
L_0x555569160780 .part L_0x555569161f40, 1, 1;
L_0x5555691608b0 .part L_0x555569161fe0, 1, 1;
L_0x5555691609e0 .part L_0x555569161320, 0, 1;
L_0x555569160f90 .part L_0x555569161f40, 2, 1;
L_0x555569161100 .part L_0x555569161fe0, 2, 1;
L_0x555569161230 .part L_0x555569161320, 1, 1;
L_0x555569161320 .concat8 [ 1 1 1 0], L_0x55556915ff60, L_0x555569160630, L_0x555569160e40;
L_0x555569161980 .part L_0x555569161f40, 3, 1;
L_0x555569161b40 .part L_0x555569161fe0, 3, 1;
L_0x555569161d00 .part L_0x555569161320, 2, 1;
L_0x555569161ea0 .concat8 [ 1 1 1 1], L_0x55556915fd50, L_0x555569160380, L_0x555569160af0, L_0x5555691614d0;
S_0x555569028150 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555569027ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556915fa80 .functor XOR 1, L_0x5555691600b0, L_0x5555691601e0, C4<0>, C4<0>;
L_0x55556915fd50 .functor XOR 1, L_0x55556915fa80, L_0x555569162110, C4<0>, C4<0>;
L_0x55556915fdc0 .functor AND 1, L_0x5555691600b0, L_0x5555691601e0, C4<1>, C4<1>;
L_0x55556915fe30 .functor XOR 1, L_0x5555691600b0, L_0x5555691601e0, C4<0>, C4<0>;
L_0x55556915fea0 .functor AND 1, L_0x555569162110, L_0x55556915fe30, C4<1>, C4<1>;
L_0x55556915ff60 .functor OR 1, L_0x55556915fdc0, L_0x55556915fea0, C4<0>, C4<0>;
v0x555569028430_0 .net "A", 0 0, L_0x5555691600b0;  1 drivers
v0x555569028510_0 .net "B", 0 0, L_0x5555691601e0;  1 drivers
v0x5555690285d0_0 .net "Cin", 0 0, L_0x555569162110;  alias, 1 drivers
v0x5555690286a0_0 .net "Cout", 0 0, L_0x55556915ff60;  1 drivers
v0x555569028760_0 .net "Sum", 0 0, L_0x55556915fd50;  1 drivers
v0x555569028870_0 .net *"_ivl_0", 0 0, L_0x55556915fa80;  1 drivers
v0x555569028950_0 .net *"_ivl_4", 0 0, L_0x55556915fdc0;  1 drivers
v0x555569028a30_0 .net *"_ivl_6", 0 0, L_0x55556915fe30;  1 drivers
v0x555569028b10_0 .net *"_ivl_8", 0 0, L_0x55556915fea0;  1 drivers
S_0x555569028d20 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555569027ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569160310 .functor XOR 1, L_0x555569160780, L_0x5555691608b0, C4<0>, C4<0>;
L_0x555569160380 .functor XOR 1, L_0x555569160310, L_0x5555691609e0, C4<0>, C4<0>;
L_0x5555691603f0 .functor AND 1, L_0x555569160780, L_0x5555691608b0, C4<1>, C4<1>;
L_0x5555691604b0 .functor XOR 1, L_0x555569160780, L_0x5555691608b0, C4<0>, C4<0>;
L_0x555569160520 .functor AND 1, L_0x5555691609e0, L_0x5555691604b0, C4<1>, C4<1>;
L_0x555569160630 .functor OR 1, L_0x5555691603f0, L_0x555569160520, C4<0>, C4<0>;
v0x555569028f80_0 .net "A", 0 0, L_0x555569160780;  1 drivers
v0x555569029040_0 .net "B", 0 0, L_0x5555691608b0;  1 drivers
v0x555569029100_0 .net "Cin", 0 0, L_0x5555691609e0;  1 drivers
v0x5555690291d0_0 .net "Cout", 0 0, L_0x555569160630;  1 drivers
v0x555569029290_0 .net "Sum", 0 0, L_0x555569160380;  1 drivers
v0x5555690293a0_0 .net *"_ivl_0", 0 0, L_0x555569160310;  1 drivers
v0x555569029480_0 .net *"_ivl_4", 0 0, L_0x5555691603f0;  1 drivers
v0x555569029560_0 .net *"_ivl_6", 0 0, L_0x5555691604b0;  1 drivers
v0x555569029640_0 .net *"_ivl_8", 0 0, L_0x555569160520;  1 drivers
S_0x555569029850 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555569027ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569160a80 .functor XOR 1, L_0x555569160f90, L_0x555569161100, C4<0>, C4<0>;
L_0x555569160af0 .functor XOR 1, L_0x555569160a80, L_0x555569161230, C4<0>, C4<0>;
L_0x555569160bb0 .functor AND 1, L_0x555569160f90, L_0x555569161100, C4<1>, C4<1>;
L_0x555569160cc0 .functor XOR 1, L_0x555569160f90, L_0x555569161100, C4<0>, C4<0>;
L_0x555569160d30 .functor AND 1, L_0x555569161230, L_0x555569160cc0, C4<1>, C4<1>;
L_0x555569160e40 .functor OR 1, L_0x555569160bb0, L_0x555569160d30, C4<0>, C4<0>;
v0x555569029ac0_0 .net "A", 0 0, L_0x555569160f90;  1 drivers
v0x555569029b80_0 .net "B", 0 0, L_0x555569161100;  1 drivers
v0x555569029c40_0 .net "Cin", 0 0, L_0x555569161230;  1 drivers
v0x555569029d10_0 .net "Cout", 0 0, L_0x555569160e40;  1 drivers
v0x555569029dd0_0 .net "Sum", 0 0, L_0x555569160af0;  1 drivers
v0x555569029ee0_0 .net *"_ivl_0", 0 0, L_0x555569160a80;  1 drivers
v0x555569029fc0_0 .net *"_ivl_4", 0 0, L_0x555569160bb0;  1 drivers
v0x55556902a0a0_0 .net *"_ivl_6", 0 0, L_0x555569160cc0;  1 drivers
v0x55556902a180_0 .net *"_ivl_8", 0 0, L_0x555569160d30;  1 drivers
S_0x55556902a390 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555569027ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569161460 .functor XOR 1, L_0x555569161980, L_0x555569161b40, C4<0>, C4<0>;
L_0x5555691614d0 .functor XOR 1, L_0x555569161460, L_0x555569161d00, C4<0>, C4<0>;
L_0x555569161590 .functor AND 1, L_0x555569161980, L_0x555569161b40, C4<1>, C4<1>;
L_0x5555691616a0 .functor XOR 1, L_0x555569161980, L_0x555569161b40, C4<0>, C4<0>;
L_0x555569161710 .functor AND 1, L_0x555569161d00, L_0x5555691616a0, C4<1>, C4<1>;
L_0x555569161820 .functor OR 1, L_0x555569161590, L_0x555569161710, C4<0>, C4<0>;
v0x55556902a5d0_0 .net "A", 0 0, L_0x555569161980;  1 drivers
v0x55556902a6b0_0 .net "B", 0 0, L_0x555569161b40;  1 drivers
v0x55556902a770_0 .net "Cin", 0 0, L_0x555569161d00;  1 drivers
v0x55556902a840_0 .net "Cout", 0 0, L_0x555569161820;  alias, 1 drivers
v0x55556902a900_0 .net "Sum", 0 0, L_0x5555691614d0;  1 drivers
v0x55556902aa10_0 .net *"_ivl_0", 0 0, L_0x555569161460;  1 drivers
v0x55556902aaf0_0 .net *"_ivl_4", 0 0, L_0x555569161590;  1 drivers
v0x55556902abd0_0 .net *"_ivl_6", 0 0, L_0x5555691616a0;  1 drivers
v0x55556902acb0_0 .net *"_ivl_8", 0 0, L_0x555569161710;  1 drivers
S_0x55556902b440 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555569017090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556902e440_0 .net "A", 3 0, L_0x555569164280;  1 drivers
v0x55556902e540_0 .net "B", 3 0, L_0x5555691643c0;  1 drivers
v0x55556902e620_0 .net "Cin", 0 0, L_0x555569164460;  1 drivers
v0x55556902e6f0_0 .net "Cout", 0 0, L_0x555569163b60;  1 drivers
v0x55556902e7c0_0 .net "Sum", 3 0, L_0x5555691641e0;  1 drivers
v0x55556902e860_0 .net "carry", 2 0, L_0x555569163660;  1 drivers
L_0x5555691624f0 .part L_0x555569164280, 0, 1;
L_0x555569162590 .part L_0x5555691643c0, 0, 1;
L_0x555569162b40 .part L_0x555569164280, 1, 1;
L_0x555569162c70 .part L_0x5555691643c0, 1, 1;
L_0x555569162da0 .part L_0x555569163660, 0, 1;
L_0x555569163310 .part L_0x555569164280, 2, 1;
L_0x555569163440 .part L_0x5555691643c0, 2, 1;
L_0x555569163570 .part L_0x555569163660, 1, 1;
L_0x555569163660 .concat8 [ 1 1 1 0], L_0x5555691623e0, L_0x555569162a30, L_0x555569163200;
L_0x555569163cc0 .part L_0x555569164280, 3, 1;
L_0x555569163e80 .part L_0x5555691643c0, 3, 1;
L_0x555569164040 .part L_0x555569163660, 2, 1;
L_0x5555691641e0 .concat8 [ 1 1 1 1], L_0x555569162220, L_0x555569162730, L_0x555569162eb0, L_0x555569163810;
S_0x55556902b6d0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55556902b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691621b0 .functor XOR 1, L_0x5555691624f0, L_0x555569162590, C4<0>, C4<0>;
L_0x555569162220 .functor XOR 1, L_0x5555691621b0, L_0x555569164460, C4<0>, C4<0>;
L_0x555569162290 .functor AND 1, L_0x5555691624f0, L_0x555569162590, C4<1>, C4<1>;
L_0x555569162300 .functor XOR 1, L_0x5555691624f0, L_0x555569162590, C4<0>, C4<0>;
L_0x555569162370 .functor AND 1, L_0x555569164460, L_0x555569162300, C4<1>, C4<1>;
L_0x5555691623e0 .functor OR 1, L_0x555569162290, L_0x555569162370, C4<0>, C4<0>;
v0x55556902b9b0_0 .net "A", 0 0, L_0x5555691624f0;  1 drivers
v0x55556902ba90_0 .net "B", 0 0, L_0x555569162590;  1 drivers
v0x55556902bb50_0 .net "Cin", 0 0, L_0x555569164460;  alias, 1 drivers
v0x55556902bc20_0 .net "Cout", 0 0, L_0x5555691623e0;  1 drivers
v0x55556902bce0_0 .net "Sum", 0 0, L_0x555569162220;  1 drivers
v0x55556902bdf0_0 .net *"_ivl_0", 0 0, L_0x5555691621b0;  1 drivers
v0x55556902bed0_0 .net *"_ivl_4", 0 0, L_0x555569162290;  1 drivers
v0x55556902bfb0_0 .net *"_ivl_6", 0 0, L_0x555569162300;  1 drivers
v0x55556902c090_0 .net *"_ivl_8", 0 0, L_0x555569162370;  1 drivers
S_0x55556902c2a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55556902b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691626c0 .functor XOR 1, L_0x555569162b40, L_0x555569162c70, C4<0>, C4<0>;
L_0x555569162730 .functor XOR 1, L_0x5555691626c0, L_0x555569162da0, C4<0>, C4<0>;
L_0x5555691627a0 .functor AND 1, L_0x555569162b40, L_0x555569162c70, C4<1>, C4<1>;
L_0x5555691628b0 .functor XOR 1, L_0x555569162b40, L_0x555569162c70, C4<0>, C4<0>;
L_0x555569162920 .functor AND 1, L_0x555569162da0, L_0x5555691628b0, C4<1>, C4<1>;
L_0x555569162a30 .functor OR 1, L_0x5555691627a0, L_0x555569162920, C4<0>, C4<0>;
v0x55556902c500_0 .net "A", 0 0, L_0x555569162b40;  1 drivers
v0x55556902c5c0_0 .net "B", 0 0, L_0x555569162c70;  1 drivers
v0x55556902c680_0 .net "Cin", 0 0, L_0x555569162da0;  1 drivers
v0x55556902c750_0 .net "Cout", 0 0, L_0x555569162a30;  1 drivers
v0x55556902c810_0 .net "Sum", 0 0, L_0x555569162730;  1 drivers
v0x55556902c920_0 .net *"_ivl_0", 0 0, L_0x5555691626c0;  1 drivers
v0x55556902ca00_0 .net *"_ivl_4", 0 0, L_0x5555691627a0;  1 drivers
v0x55556902cae0_0 .net *"_ivl_6", 0 0, L_0x5555691628b0;  1 drivers
v0x55556902cbc0_0 .net *"_ivl_8", 0 0, L_0x555569162920;  1 drivers
S_0x55556902cdd0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55556902b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569162e40 .functor XOR 1, L_0x555569163310, L_0x555569163440, C4<0>, C4<0>;
L_0x555569162eb0 .functor XOR 1, L_0x555569162e40, L_0x555569163570, C4<0>, C4<0>;
L_0x555569162f70 .functor AND 1, L_0x555569163310, L_0x555569163440, C4<1>, C4<1>;
L_0x555569163080 .functor XOR 1, L_0x555569163310, L_0x555569163440, C4<0>, C4<0>;
L_0x5555691630f0 .functor AND 1, L_0x555569163570, L_0x555569163080, C4<1>, C4<1>;
L_0x555569163200 .functor OR 1, L_0x555569162f70, L_0x5555691630f0, C4<0>, C4<0>;
v0x55556902d040_0 .net "A", 0 0, L_0x555569163310;  1 drivers
v0x55556902d100_0 .net "B", 0 0, L_0x555569163440;  1 drivers
v0x55556902d1c0_0 .net "Cin", 0 0, L_0x555569163570;  1 drivers
v0x55556902d290_0 .net "Cout", 0 0, L_0x555569163200;  1 drivers
v0x55556902d350_0 .net "Sum", 0 0, L_0x555569162eb0;  1 drivers
v0x55556902d460_0 .net *"_ivl_0", 0 0, L_0x555569162e40;  1 drivers
v0x55556902d540_0 .net *"_ivl_4", 0 0, L_0x555569162f70;  1 drivers
v0x55556902d620_0 .net *"_ivl_6", 0 0, L_0x555569163080;  1 drivers
v0x55556902d700_0 .net *"_ivl_8", 0 0, L_0x5555691630f0;  1 drivers
S_0x55556902d910 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55556902b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691637a0 .functor XOR 1, L_0x555569163cc0, L_0x555569163e80, C4<0>, C4<0>;
L_0x555569163810 .functor XOR 1, L_0x5555691637a0, L_0x555569164040, C4<0>, C4<0>;
L_0x5555691638d0 .functor AND 1, L_0x555569163cc0, L_0x555569163e80, C4<1>, C4<1>;
L_0x5555691639e0 .functor XOR 1, L_0x555569163cc0, L_0x555569163e80, C4<0>, C4<0>;
L_0x555569163a50 .functor AND 1, L_0x555569164040, L_0x5555691639e0, C4<1>, C4<1>;
L_0x555569163b60 .functor OR 1, L_0x5555691638d0, L_0x555569163a50, C4<0>, C4<0>;
v0x55556902db50_0 .net "A", 0 0, L_0x555569163cc0;  1 drivers
v0x55556902dc30_0 .net "B", 0 0, L_0x555569163e80;  1 drivers
v0x55556902dcf0_0 .net "Cin", 0 0, L_0x555569164040;  1 drivers
v0x55556902ddc0_0 .net "Cout", 0 0, L_0x555569163b60;  alias, 1 drivers
v0x55556902de80_0 .net "Sum", 0 0, L_0x555569163810;  1 drivers
v0x55556902df90_0 .net *"_ivl_0", 0 0, L_0x5555691637a0;  1 drivers
v0x55556902e070_0 .net *"_ivl_4", 0 0, L_0x5555691638d0;  1 drivers
v0x55556902e150_0 .net *"_ivl_6", 0 0, L_0x5555691639e0;  1 drivers
v0x55556902e230_0 .net *"_ivl_8", 0 0, L_0x555569163a50;  1 drivers
S_0x55556902e9c0 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555569017090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555690319c0_0 .net "A", 3 0, L_0x5555691667a0;  1 drivers
v0x555569031ac0_0 .net "B", 3 0, L_0x555569164500;  1 drivers
v0x555569031ba0_0 .net "Cin", 0 0, L_0x555569166900;  1 drivers
v0x555569031c70_0 .net "Cout", 0 0, L_0x555569166090;  alias, 1 drivers
v0x555569031d40_0 .net "Sum", 3 0, L_0x555569166700;  1 drivers
v0x555569031de0_0 .net "carry", 2 0, L_0x555569165b90;  1 drivers
L_0x5555691649e0 .part L_0x5555691667a0, 0, 1;
L_0x555569164b10 .part L_0x555569164500, 0, 1;
L_0x555569165070 .part L_0x5555691667a0, 1, 1;
L_0x5555691651a0 .part L_0x555569164500, 1, 1;
L_0x5555691652d0 .part L_0x555569165b90, 0, 1;
L_0x555569165840 .part L_0x5555691667a0, 2, 1;
L_0x555569165970 .part L_0x555569164500, 2, 1;
L_0x555569165aa0 .part L_0x555569165b90, 1, 1;
L_0x555569165b90 .concat8 [ 1 1 1 0], L_0x5555691648d0, L_0x555569164f60, L_0x555569165730;
L_0x5555691661e0 .part L_0x5555691667a0, 3, 1;
L_0x5555691663a0 .part L_0x555569164500, 3, 1;
L_0x555569166560 .part L_0x555569165b90, 2, 1;
L_0x555569166700 .concat8 [ 1 1 1 1], L_0x555569164620, L_0x555569164cb0, L_0x5555691653e0, L_0x555569165d40;
S_0x55556902ec50 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55556902e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691645b0 .functor XOR 1, L_0x5555691649e0, L_0x555569164b10, C4<0>, C4<0>;
L_0x555569164620 .functor XOR 1, L_0x5555691645b0, L_0x555569166900, C4<0>, C4<0>;
L_0x555569164690 .functor AND 1, L_0x5555691649e0, L_0x555569164b10, C4<1>, C4<1>;
L_0x5555691647a0 .functor XOR 1, L_0x5555691649e0, L_0x555569164b10, C4<0>, C4<0>;
L_0x555569164810 .functor AND 1, L_0x555569166900, L_0x5555691647a0, C4<1>, C4<1>;
L_0x5555691648d0 .functor OR 1, L_0x555569164690, L_0x555569164810, C4<0>, C4<0>;
v0x55556902ef30_0 .net "A", 0 0, L_0x5555691649e0;  1 drivers
v0x55556902f010_0 .net "B", 0 0, L_0x555569164b10;  1 drivers
v0x55556902f0d0_0 .net "Cin", 0 0, L_0x555569166900;  alias, 1 drivers
v0x55556902f1a0_0 .net "Cout", 0 0, L_0x5555691648d0;  1 drivers
v0x55556902f260_0 .net "Sum", 0 0, L_0x555569164620;  1 drivers
v0x55556902f370_0 .net *"_ivl_0", 0 0, L_0x5555691645b0;  1 drivers
v0x55556902f450_0 .net *"_ivl_4", 0 0, L_0x555569164690;  1 drivers
v0x55556902f530_0 .net *"_ivl_6", 0 0, L_0x5555691647a0;  1 drivers
v0x55556902f610_0 .net *"_ivl_8", 0 0, L_0x555569164810;  1 drivers
S_0x55556902f820 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55556902e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569164c40 .functor XOR 1, L_0x555569165070, L_0x5555691651a0, C4<0>, C4<0>;
L_0x555569164cb0 .functor XOR 1, L_0x555569164c40, L_0x5555691652d0, C4<0>, C4<0>;
L_0x555569164d20 .functor AND 1, L_0x555569165070, L_0x5555691651a0, C4<1>, C4<1>;
L_0x555569164de0 .functor XOR 1, L_0x555569165070, L_0x5555691651a0, C4<0>, C4<0>;
L_0x555569164e50 .functor AND 1, L_0x5555691652d0, L_0x555569164de0, C4<1>, C4<1>;
L_0x555569164f60 .functor OR 1, L_0x555569164d20, L_0x555569164e50, C4<0>, C4<0>;
v0x55556902fa80_0 .net "A", 0 0, L_0x555569165070;  1 drivers
v0x55556902fb40_0 .net "B", 0 0, L_0x5555691651a0;  1 drivers
v0x55556902fc00_0 .net "Cin", 0 0, L_0x5555691652d0;  1 drivers
v0x55556902fcd0_0 .net "Cout", 0 0, L_0x555569164f60;  1 drivers
v0x55556902fd90_0 .net "Sum", 0 0, L_0x555569164cb0;  1 drivers
v0x55556902fea0_0 .net *"_ivl_0", 0 0, L_0x555569164c40;  1 drivers
v0x55556902ff80_0 .net *"_ivl_4", 0 0, L_0x555569164d20;  1 drivers
v0x555569030060_0 .net *"_ivl_6", 0 0, L_0x555569164de0;  1 drivers
v0x555569030140_0 .net *"_ivl_8", 0 0, L_0x555569164e50;  1 drivers
S_0x555569030350 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55556902e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569165370 .functor XOR 1, L_0x555569165840, L_0x555569165970, C4<0>, C4<0>;
L_0x5555691653e0 .functor XOR 1, L_0x555569165370, L_0x555569165aa0, C4<0>, C4<0>;
L_0x5555691654a0 .functor AND 1, L_0x555569165840, L_0x555569165970, C4<1>, C4<1>;
L_0x5555691655b0 .functor XOR 1, L_0x555569165840, L_0x555569165970, C4<0>, C4<0>;
L_0x555569165620 .functor AND 1, L_0x555569165aa0, L_0x5555691655b0, C4<1>, C4<1>;
L_0x555569165730 .functor OR 1, L_0x5555691654a0, L_0x555569165620, C4<0>, C4<0>;
v0x5555690305c0_0 .net "A", 0 0, L_0x555569165840;  1 drivers
v0x555569030680_0 .net "B", 0 0, L_0x555569165970;  1 drivers
v0x555569030740_0 .net "Cin", 0 0, L_0x555569165aa0;  1 drivers
v0x555569030810_0 .net "Cout", 0 0, L_0x555569165730;  1 drivers
v0x5555690308d0_0 .net "Sum", 0 0, L_0x5555691653e0;  1 drivers
v0x5555690309e0_0 .net *"_ivl_0", 0 0, L_0x555569165370;  1 drivers
v0x555569030ac0_0 .net *"_ivl_4", 0 0, L_0x5555691654a0;  1 drivers
v0x555569030ba0_0 .net *"_ivl_6", 0 0, L_0x5555691655b0;  1 drivers
v0x555569030c80_0 .net *"_ivl_8", 0 0, L_0x555569165620;  1 drivers
S_0x555569030e90 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55556902e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569165cd0 .functor XOR 1, L_0x5555691661e0, L_0x5555691663a0, C4<0>, C4<0>;
L_0x555569165d40 .functor XOR 1, L_0x555569165cd0, L_0x555569166560, C4<0>, C4<0>;
L_0x555569165e00 .functor AND 1, L_0x5555691661e0, L_0x5555691663a0, C4<1>, C4<1>;
L_0x555569165f10 .functor XOR 1, L_0x5555691661e0, L_0x5555691663a0, C4<0>, C4<0>;
L_0x555569165f80 .functor AND 1, L_0x555569166560, L_0x555569165f10, C4<1>, C4<1>;
L_0x555569166090 .functor OR 1, L_0x555569165e00, L_0x555569165f80, C4<0>, C4<0>;
v0x5555690310d0_0 .net "A", 0 0, L_0x5555691661e0;  1 drivers
v0x5555690311b0_0 .net "B", 0 0, L_0x5555691663a0;  1 drivers
v0x555569031270_0 .net "Cin", 0 0, L_0x555569166560;  1 drivers
v0x555569031340_0 .net "Cout", 0 0, L_0x555569166090;  alias, 1 drivers
v0x555569031400_0 .net "Sum", 0 0, L_0x555569165d40;  1 drivers
v0x555569031510_0 .net *"_ivl_0", 0 0, L_0x555569165cd0;  1 drivers
v0x5555690315f0_0 .net *"_ivl_4", 0 0, L_0x555569165e00;  1 drivers
v0x5555690316d0_0 .net *"_ivl_6", 0 0, L_0x555569165f10;  1 drivers
v0x5555690317b0_0 .net *"_ivl_8", 0 0, L_0x555569165f80;  1 drivers
S_0x555569038760 .scope module, "u_stage_if" "stage_if" 13 217, 29 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_redirect_pc";
    .port_info 5 /INPUT 1 "i_redirect_valid";
    .port_info 6 /INPUT 1 "i_btb_update";
    .port_info 7 /INPUT 32 "i_btb_update_pc";
    .port_info 8 /INPUT 32 "i_btb_update_target";
    .port_info 9 /OUTPUT 32 "o_imem_addr";
    .port_info 10 /INPUT 32 "i_imem_rdata";
    .port_info 11 /OUTPUT 32 "o_pc";
    .port_info 12 /OUTPUT 32 "o_instr";
    .port_info 13 /OUTPUT 1 "o_pred_taken";
P_0x555569032d10 .param/l "BTB_INDEX_BITS" 1 29 35, +C4<00000000000000000000000000000110>;
P_0x555569032d50 .param/l "BTB_SIZE" 1 29 34, +C4<00000000000000000000000001000000>;
L_0x5555691330c0 .functor BUFZ 32, v0x5555690578f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555569133130 .functor BUFZ 32, v0x5555690578f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691331a0 .functor BUFZ 1, v0x555569057830_0, C4<0>, C4<0>, C4<0>;
L_0x5555691bf750 .functor BUFT 32, L_0x5555691338b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569054b10_0 .net "btb_index", 5 0, L_0x55556911ff50;  1 drivers
v0x555569054c10 .array "btb_tag", 0 63, 31 0;
v0x5555690554d0 .array "btb_target", 0 63, 31 0;
v0x555569055f80 .array "btb_valid", 0 63, 0 0;
v0x555569056a30_0 .net "cout_dummy", 0 0, L_0x555569132290;  1 drivers
v0x555569056b20_0 .net "i_btb_update", 0 0, L_0x555569133520;  1 drivers
v0x555569056be0_0 .net "i_btb_update_pc", 31 0, L_0x555569168290;  alias, 1 drivers
v0x555569056ca0_0 .net "i_btb_update_target", 31 0, L_0x555569168390;  alias, 1 drivers
v0x555569056d40_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
L_0x7f38a6a73d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555569056e70_0 .net "i_flush", 0 0, L_0x7f38a6a73d58;  1 drivers
v0x555569056f10_0 .net "i_imem_rdata", 31 0, L_0x5555691338b0;  alias, 1 drivers
v0x555569056fd0_0 .net "i_redirect_pc", 31 0, v0x555569037250_0;  alias, 1 drivers
v0x5555690570a0_0 .net "i_redirect_valid", 0 0, L_0x555569133370;  1 drivers
v0x555569057140_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x5555690571e0_0 .net "i_stall", 0 0, L_0x555569133210;  1 drivers
v0x5555690572a0_0 .net "o_imem_addr", 31 0, L_0x5555691330c0;  alias, 1 drivers
v0x555569057390_0 .net "o_instr", 31 0, L_0x5555691bf750;  alias, 1 drivers
v0x555569057450_0 .net "o_pc", 31 0, L_0x555569133130;  alias, 1 drivers
v0x555569057520_0 .net "o_pred_taken", 0 0, L_0x5555691331a0;  alias, 1 drivers
v0x5555690575c0_0 .var "pc_next", 31 0;
v0x555569057680_0 .net "pc_plus4", 31 0, L_0x555569132a40;  1 drivers
v0x555569057770_0 .var "pc_pred", 31 0;
v0x555569057830_0 .var "pred_taken", 0 0;
v0x5555690578f0_0 .var "r_pc", 31 0;
v0x5555690579e0_0 .net "update_index", 5 0, L_0x55556911fff0;  1 drivers
E_0x555568ee31c0/0 .event anyedge, v0x5555690570a0_0, v0x555569037250_0, v0x555569057830_0, v0x555569057770_0;
E_0x555568ee31c0/1 .event anyedge, v0x555569054880_0;
E_0x555568ee31c0 .event/or E_0x555568ee31c0/0, E_0x555568ee31c0/1;
v0x555569055f80_0 .array/port v0x555569055f80, 0;
v0x555569055f80_1 .array/port v0x555569055f80, 1;
E_0x555568ee5020/0 .event anyedge, v0x555569054880_0, v0x555569054b10_0, v0x555569055f80_0, v0x555569055f80_1;
v0x555569055f80_2 .array/port v0x555569055f80, 2;
v0x555569055f80_3 .array/port v0x555569055f80, 3;
v0x555569055f80_4 .array/port v0x555569055f80, 4;
v0x555569055f80_5 .array/port v0x555569055f80, 5;
E_0x555568ee5020/1 .event anyedge, v0x555569055f80_2, v0x555569055f80_3, v0x555569055f80_4, v0x555569055f80_5;
v0x555569055f80_6 .array/port v0x555569055f80, 6;
v0x555569055f80_7 .array/port v0x555569055f80, 7;
v0x555569055f80_8 .array/port v0x555569055f80, 8;
v0x555569055f80_9 .array/port v0x555569055f80, 9;
E_0x555568ee5020/2 .event anyedge, v0x555569055f80_6, v0x555569055f80_7, v0x555569055f80_8, v0x555569055f80_9;
v0x555569055f80_10 .array/port v0x555569055f80, 10;
v0x555569055f80_11 .array/port v0x555569055f80, 11;
v0x555569055f80_12 .array/port v0x555569055f80, 12;
v0x555569055f80_13 .array/port v0x555569055f80, 13;
E_0x555568ee5020/3 .event anyedge, v0x555569055f80_10, v0x555569055f80_11, v0x555569055f80_12, v0x555569055f80_13;
v0x555569055f80_14 .array/port v0x555569055f80, 14;
v0x555569055f80_15 .array/port v0x555569055f80, 15;
v0x555569055f80_16 .array/port v0x555569055f80, 16;
v0x555569055f80_17 .array/port v0x555569055f80, 17;
E_0x555568ee5020/4 .event anyedge, v0x555569055f80_14, v0x555569055f80_15, v0x555569055f80_16, v0x555569055f80_17;
v0x555569055f80_18 .array/port v0x555569055f80, 18;
v0x555569055f80_19 .array/port v0x555569055f80, 19;
v0x555569055f80_20 .array/port v0x555569055f80, 20;
v0x555569055f80_21 .array/port v0x555569055f80, 21;
E_0x555568ee5020/5 .event anyedge, v0x555569055f80_18, v0x555569055f80_19, v0x555569055f80_20, v0x555569055f80_21;
v0x555569055f80_22 .array/port v0x555569055f80, 22;
v0x555569055f80_23 .array/port v0x555569055f80, 23;
v0x555569055f80_24 .array/port v0x555569055f80, 24;
v0x555569055f80_25 .array/port v0x555569055f80, 25;
E_0x555568ee5020/6 .event anyedge, v0x555569055f80_22, v0x555569055f80_23, v0x555569055f80_24, v0x555569055f80_25;
v0x555569055f80_26 .array/port v0x555569055f80, 26;
v0x555569055f80_27 .array/port v0x555569055f80, 27;
v0x555569055f80_28 .array/port v0x555569055f80, 28;
v0x555569055f80_29 .array/port v0x555569055f80, 29;
E_0x555568ee5020/7 .event anyedge, v0x555569055f80_26, v0x555569055f80_27, v0x555569055f80_28, v0x555569055f80_29;
v0x555569055f80_30 .array/port v0x555569055f80, 30;
v0x555569055f80_31 .array/port v0x555569055f80, 31;
v0x555569055f80_32 .array/port v0x555569055f80, 32;
v0x555569055f80_33 .array/port v0x555569055f80, 33;
E_0x555568ee5020/8 .event anyedge, v0x555569055f80_30, v0x555569055f80_31, v0x555569055f80_32, v0x555569055f80_33;
v0x555569055f80_34 .array/port v0x555569055f80, 34;
v0x555569055f80_35 .array/port v0x555569055f80, 35;
v0x555569055f80_36 .array/port v0x555569055f80, 36;
v0x555569055f80_37 .array/port v0x555569055f80, 37;
E_0x555568ee5020/9 .event anyedge, v0x555569055f80_34, v0x555569055f80_35, v0x555569055f80_36, v0x555569055f80_37;
v0x555569055f80_38 .array/port v0x555569055f80, 38;
v0x555569055f80_39 .array/port v0x555569055f80, 39;
v0x555569055f80_40 .array/port v0x555569055f80, 40;
v0x555569055f80_41 .array/port v0x555569055f80, 41;
E_0x555568ee5020/10 .event anyedge, v0x555569055f80_38, v0x555569055f80_39, v0x555569055f80_40, v0x555569055f80_41;
v0x555569055f80_42 .array/port v0x555569055f80, 42;
v0x555569055f80_43 .array/port v0x555569055f80, 43;
v0x555569055f80_44 .array/port v0x555569055f80, 44;
v0x555569055f80_45 .array/port v0x555569055f80, 45;
E_0x555568ee5020/11 .event anyedge, v0x555569055f80_42, v0x555569055f80_43, v0x555569055f80_44, v0x555569055f80_45;
v0x555569055f80_46 .array/port v0x555569055f80, 46;
v0x555569055f80_47 .array/port v0x555569055f80, 47;
v0x555569055f80_48 .array/port v0x555569055f80, 48;
v0x555569055f80_49 .array/port v0x555569055f80, 49;
E_0x555568ee5020/12 .event anyedge, v0x555569055f80_46, v0x555569055f80_47, v0x555569055f80_48, v0x555569055f80_49;
v0x555569055f80_50 .array/port v0x555569055f80, 50;
v0x555569055f80_51 .array/port v0x555569055f80, 51;
v0x555569055f80_52 .array/port v0x555569055f80, 52;
v0x555569055f80_53 .array/port v0x555569055f80, 53;
E_0x555568ee5020/13 .event anyedge, v0x555569055f80_50, v0x555569055f80_51, v0x555569055f80_52, v0x555569055f80_53;
v0x555569055f80_54 .array/port v0x555569055f80, 54;
v0x555569055f80_55 .array/port v0x555569055f80, 55;
v0x555569055f80_56 .array/port v0x555569055f80, 56;
v0x555569055f80_57 .array/port v0x555569055f80, 57;
E_0x555568ee5020/14 .event anyedge, v0x555569055f80_54, v0x555569055f80_55, v0x555569055f80_56, v0x555569055f80_57;
v0x555569055f80_58 .array/port v0x555569055f80, 58;
v0x555569055f80_59 .array/port v0x555569055f80, 59;
v0x555569055f80_60 .array/port v0x555569055f80, 60;
v0x555569055f80_61 .array/port v0x555569055f80, 61;
E_0x555568ee5020/15 .event anyedge, v0x555569055f80_58, v0x555569055f80_59, v0x555569055f80_60, v0x555569055f80_61;
v0x555569055f80_62 .array/port v0x555569055f80, 62;
v0x555569055f80_63 .array/port v0x555569055f80, 63;
v0x555569054c10_0 .array/port v0x555569054c10, 0;
v0x555569054c10_1 .array/port v0x555569054c10, 1;
E_0x555568ee5020/16 .event anyedge, v0x555569055f80_62, v0x555569055f80_63, v0x555569054c10_0, v0x555569054c10_1;
v0x555569054c10_2 .array/port v0x555569054c10, 2;
v0x555569054c10_3 .array/port v0x555569054c10, 3;
v0x555569054c10_4 .array/port v0x555569054c10, 4;
v0x555569054c10_5 .array/port v0x555569054c10, 5;
E_0x555568ee5020/17 .event anyedge, v0x555569054c10_2, v0x555569054c10_3, v0x555569054c10_4, v0x555569054c10_5;
v0x555569054c10_6 .array/port v0x555569054c10, 6;
v0x555569054c10_7 .array/port v0x555569054c10, 7;
v0x555569054c10_8 .array/port v0x555569054c10, 8;
v0x555569054c10_9 .array/port v0x555569054c10, 9;
E_0x555568ee5020/18 .event anyedge, v0x555569054c10_6, v0x555569054c10_7, v0x555569054c10_8, v0x555569054c10_9;
v0x555569054c10_10 .array/port v0x555569054c10, 10;
v0x555569054c10_11 .array/port v0x555569054c10, 11;
v0x555569054c10_12 .array/port v0x555569054c10, 12;
v0x555569054c10_13 .array/port v0x555569054c10, 13;
E_0x555568ee5020/19 .event anyedge, v0x555569054c10_10, v0x555569054c10_11, v0x555569054c10_12, v0x555569054c10_13;
v0x555569054c10_14 .array/port v0x555569054c10, 14;
v0x555569054c10_15 .array/port v0x555569054c10, 15;
v0x555569054c10_16 .array/port v0x555569054c10, 16;
v0x555569054c10_17 .array/port v0x555569054c10, 17;
E_0x555568ee5020/20 .event anyedge, v0x555569054c10_14, v0x555569054c10_15, v0x555569054c10_16, v0x555569054c10_17;
v0x555569054c10_18 .array/port v0x555569054c10, 18;
v0x555569054c10_19 .array/port v0x555569054c10, 19;
v0x555569054c10_20 .array/port v0x555569054c10, 20;
v0x555569054c10_21 .array/port v0x555569054c10, 21;
E_0x555568ee5020/21 .event anyedge, v0x555569054c10_18, v0x555569054c10_19, v0x555569054c10_20, v0x555569054c10_21;
v0x555569054c10_22 .array/port v0x555569054c10, 22;
v0x555569054c10_23 .array/port v0x555569054c10, 23;
v0x555569054c10_24 .array/port v0x555569054c10, 24;
v0x555569054c10_25 .array/port v0x555569054c10, 25;
E_0x555568ee5020/22 .event anyedge, v0x555569054c10_22, v0x555569054c10_23, v0x555569054c10_24, v0x555569054c10_25;
v0x555569054c10_26 .array/port v0x555569054c10, 26;
v0x555569054c10_27 .array/port v0x555569054c10, 27;
v0x555569054c10_28 .array/port v0x555569054c10, 28;
v0x555569054c10_29 .array/port v0x555569054c10, 29;
E_0x555568ee5020/23 .event anyedge, v0x555569054c10_26, v0x555569054c10_27, v0x555569054c10_28, v0x555569054c10_29;
v0x555569054c10_30 .array/port v0x555569054c10, 30;
v0x555569054c10_31 .array/port v0x555569054c10, 31;
v0x555569054c10_32 .array/port v0x555569054c10, 32;
v0x555569054c10_33 .array/port v0x555569054c10, 33;
E_0x555568ee5020/24 .event anyedge, v0x555569054c10_30, v0x555569054c10_31, v0x555569054c10_32, v0x555569054c10_33;
v0x555569054c10_34 .array/port v0x555569054c10, 34;
v0x555569054c10_35 .array/port v0x555569054c10, 35;
v0x555569054c10_36 .array/port v0x555569054c10, 36;
v0x555569054c10_37 .array/port v0x555569054c10, 37;
E_0x555568ee5020/25 .event anyedge, v0x555569054c10_34, v0x555569054c10_35, v0x555569054c10_36, v0x555569054c10_37;
v0x555569054c10_38 .array/port v0x555569054c10, 38;
v0x555569054c10_39 .array/port v0x555569054c10, 39;
v0x555569054c10_40 .array/port v0x555569054c10, 40;
v0x555569054c10_41 .array/port v0x555569054c10, 41;
E_0x555568ee5020/26 .event anyedge, v0x555569054c10_38, v0x555569054c10_39, v0x555569054c10_40, v0x555569054c10_41;
v0x555569054c10_42 .array/port v0x555569054c10, 42;
v0x555569054c10_43 .array/port v0x555569054c10, 43;
v0x555569054c10_44 .array/port v0x555569054c10, 44;
v0x555569054c10_45 .array/port v0x555569054c10, 45;
E_0x555568ee5020/27 .event anyedge, v0x555569054c10_42, v0x555569054c10_43, v0x555569054c10_44, v0x555569054c10_45;
v0x555569054c10_46 .array/port v0x555569054c10, 46;
v0x555569054c10_47 .array/port v0x555569054c10, 47;
v0x555569054c10_48 .array/port v0x555569054c10, 48;
v0x555569054c10_49 .array/port v0x555569054c10, 49;
E_0x555568ee5020/28 .event anyedge, v0x555569054c10_46, v0x555569054c10_47, v0x555569054c10_48, v0x555569054c10_49;
v0x555569054c10_50 .array/port v0x555569054c10, 50;
v0x555569054c10_51 .array/port v0x555569054c10, 51;
v0x555569054c10_52 .array/port v0x555569054c10, 52;
v0x555569054c10_53 .array/port v0x555569054c10, 53;
E_0x555568ee5020/29 .event anyedge, v0x555569054c10_50, v0x555569054c10_51, v0x555569054c10_52, v0x555569054c10_53;
v0x555569054c10_54 .array/port v0x555569054c10, 54;
v0x555569054c10_55 .array/port v0x555569054c10, 55;
v0x555569054c10_56 .array/port v0x555569054c10, 56;
v0x555569054c10_57 .array/port v0x555569054c10, 57;
E_0x555568ee5020/30 .event anyedge, v0x555569054c10_54, v0x555569054c10_55, v0x555569054c10_56, v0x555569054c10_57;
v0x555569054c10_58 .array/port v0x555569054c10, 58;
v0x555569054c10_59 .array/port v0x555569054c10, 59;
v0x555569054c10_60 .array/port v0x555569054c10, 60;
v0x555569054c10_61 .array/port v0x555569054c10, 61;
E_0x555568ee5020/31 .event anyedge, v0x555569054c10_58, v0x555569054c10_59, v0x555569054c10_60, v0x555569054c10_61;
v0x555569054c10_62 .array/port v0x555569054c10, 62;
v0x555569054c10_63 .array/port v0x555569054c10, 63;
v0x5555690554d0_0 .array/port v0x5555690554d0, 0;
E_0x555568ee5020/32 .event anyedge, v0x555569054c10_62, v0x555569054c10_63, v0x5555690544c0_0, v0x5555690554d0_0;
v0x5555690554d0_1 .array/port v0x5555690554d0, 1;
v0x5555690554d0_2 .array/port v0x5555690554d0, 2;
v0x5555690554d0_3 .array/port v0x5555690554d0, 3;
v0x5555690554d0_4 .array/port v0x5555690554d0, 4;
E_0x555568ee5020/33 .event anyedge, v0x5555690554d0_1, v0x5555690554d0_2, v0x5555690554d0_3, v0x5555690554d0_4;
v0x5555690554d0_5 .array/port v0x5555690554d0, 5;
v0x5555690554d0_6 .array/port v0x5555690554d0, 6;
v0x5555690554d0_7 .array/port v0x5555690554d0, 7;
v0x5555690554d0_8 .array/port v0x5555690554d0, 8;
E_0x555568ee5020/34 .event anyedge, v0x5555690554d0_5, v0x5555690554d0_6, v0x5555690554d0_7, v0x5555690554d0_8;
v0x5555690554d0_9 .array/port v0x5555690554d0, 9;
v0x5555690554d0_10 .array/port v0x5555690554d0, 10;
v0x5555690554d0_11 .array/port v0x5555690554d0, 11;
v0x5555690554d0_12 .array/port v0x5555690554d0, 12;
E_0x555568ee5020/35 .event anyedge, v0x5555690554d0_9, v0x5555690554d0_10, v0x5555690554d0_11, v0x5555690554d0_12;
v0x5555690554d0_13 .array/port v0x5555690554d0, 13;
v0x5555690554d0_14 .array/port v0x5555690554d0, 14;
v0x5555690554d0_15 .array/port v0x5555690554d0, 15;
v0x5555690554d0_16 .array/port v0x5555690554d0, 16;
E_0x555568ee5020/36 .event anyedge, v0x5555690554d0_13, v0x5555690554d0_14, v0x5555690554d0_15, v0x5555690554d0_16;
v0x5555690554d0_17 .array/port v0x5555690554d0, 17;
v0x5555690554d0_18 .array/port v0x5555690554d0, 18;
v0x5555690554d0_19 .array/port v0x5555690554d0, 19;
v0x5555690554d0_20 .array/port v0x5555690554d0, 20;
E_0x555568ee5020/37 .event anyedge, v0x5555690554d0_17, v0x5555690554d0_18, v0x5555690554d0_19, v0x5555690554d0_20;
v0x5555690554d0_21 .array/port v0x5555690554d0, 21;
v0x5555690554d0_22 .array/port v0x5555690554d0, 22;
v0x5555690554d0_23 .array/port v0x5555690554d0, 23;
v0x5555690554d0_24 .array/port v0x5555690554d0, 24;
E_0x555568ee5020/38 .event anyedge, v0x5555690554d0_21, v0x5555690554d0_22, v0x5555690554d0_23, v0x5555690554d0_24;
v0x5555690554d0_25 .array/port v0x5555690554d0, 25;
v0x5555690554d0_26 .array/port v0x5555690554d0, 26;
v0x5555690554d0_27 .array/port v0x5555690554d0, 27;
v0x5555690554d0_28 .array/port v0x5555690554d0, 28;
E_0x555568ee5020/39 .event anyedge, v0x5555690554d0_25, v0x5555690554d0_26, v0x5555690554d0_27, v0x5555690554d0_28;
v0x5555690554d0_29 .array/port v0x5555690554d0, 29;
v0x5555690554d0_30 .array/port v0x5555690554d0, 30;
v0x5555690554d0_31 .array/port v0x5555690554d0, 31;
v0x5555690554d0_32 .array/port v0x5555690554d0, 32;
E_0x555568ee5020/40 .event anyedge, v0x5555690554d0_29, v0x5555690554d0_30, v0x5555690554d0_31, v0x5555690554d0_32;
v0x5555690554d0_33 .array/port v0x5555690554d0, 33;
v0x5555690554d0_34 .array/port v0x5555690554d0, 34;
v0x5555690554d0_35 .array/port v0x5555690554d0, 35;
v0x5555690554d0_36 .array/port v0x5555690554d0, 36;
E_0x555568ee5020/41 .event anyedge, v0x5555690554d0_33, v0x5555690554d0_34, v0x5555690554d0_35, v0x5555690554d0_36;
v0x5555690554d0_37 .array/port v0x5555690554d0, 37;
v0x5555690554d0_38 .array/port v0x5555690554d0, 38;
v0x5555690554d0_39 .array/port v0x5555690554d0, 39;
v0x5555690554d0_40 .array/port v0x5555690554d0, 40;
E_0x555568ee5020/42 .event anyedge, v0x5555690554d0_37, v0x5555690554d0_38, v0x5555690554d0_39, v0x5555690554d0_40;
v0x5555690554d0_41 .array/port v0x5555690554d0, 41;
v0x5555690554d0_42 .array/port v0x5555690554d0, 42;
v0x5555690554d0_43 .array/port v0x5555690554d0, 43;
v0x5555690554d0_44 .array/port v0x5555690554d0, 44;
E_0x555568ee5020/43 .event anyedge, v0x5555690554d0_41, v0x5555690554d0_42, v0x5555690554d0_43, v0x5555690554d0_44;
v0x5555690554d0_45 .array/port v0x5555690554d0, 45;
v0x5555690554d0_46 .array/port v0x5555690554d0, 46;
v0x5555690554d0_47 .array/port v0x5555690554d0, 47;
v0x5555690554d0_48 .array/port v0x5555690554d0, 48;
E_0x555568ee5020/44 .event anyedge, v0x5555690554d0_45, v0x5555690554d0_46, v0x5555690554d0_47, v0x5555690554d0_48;
v0x5555690554d0_49 .array/port v0x5555690554d0, 49;
v0x5555690554d0_50 .array/port v0x5555690554d0, 50;
v0x5555690554d0_51 .array/port v0x5555690554d0, 51;
v0x5555690554d0_52 .array/port v0x5555690554d0, 52;
E_0x555568ee5020/45 .event anyedge, v0x5555690554d0_49, v0x5555690554d0_50, v0x5555690554d0_51, v0x5555690554d0_52;
v0x5555690554d0_53 .array/port v0x5555690554d0, 53;
v0x5555690554d0_54 .array/port v0x5555690554d0, 54;
v0x5555690554d0_55 .array/port v0x5555690554d0, 55;
v0x5555690554d0_56 .array/port v0x5555690554d0, 56;
E_0x555568ee5020/46 .event anyedge, v0x5555690554d0_53, v0x5555690554d0_54, v0x5555690554d0_55, v0x5555690554d0_56;
v0x5555690554d0_57 .array/port v0x5555690554d0, 57;
v0x5555690554d0_58 .array/port v0x5555690554d0, 58;
v0x5555690554d0_59 .array/port v0x5555690554d0, 59;
v0x5555690554d0_60 .array/port v0x5555690554d0, 60;
E_0x555568ee5020/47 .event anyedge, v0x5555690554d0_57, v0x5555690554d0_58, v0x5555690554d0_59, v0x5555690554d0_60;
v0x5555690554d0_61 .array/port v0x5555690554d0, 61;
v0x5555690554d0_62 .array/port v0x5555690554d0, 62;
v0x5555690554d0_63 .array/port v0x5555690554d0, 63;
E_0x555568ee5020/48 .event anyedge, v0x5555690554d0_61, v0x5555690554d0_62, v0x5555690554d0_63;
E_0x555568ee5020 .event/or E_0x555568ee5020/0, E_0x555568ee5020/1, E_0x555568ee5020/2, E_0x555568ee5020/3, E_0x555568ee5020/4, E_0x555568ee5020/5, E_0x555568ee5020/6, E_0x555568ee5020/7, E_0x555568ee5020/8, E_0x555568ee5020/9, E_0x555568ee5020/10, E_0x555568ee5020/11, E_0x555568ee5020/12, E_0x555568ee5020/13, E_0x555568ee5020/14, E_0x555568ee5020/15, E_0x555568ee5020/16, E_0x555568ee5020/17, E_0x555568ee5020/18, E_0x555568ee5020/19, E_0x555568ee5020/20, E_0x555568ee5020/21, E_0x555568ee5020/22, E_0x555568ee5020/23, E_0x555568ee5020/24, E_0x555568ee5020/25, E_0x555568ee5020/26, E_0x555568ee5020/27, E_0x555568ee5020/28, E_0x555568ee5020/29, E_0x555568ee5020/30, E_0x555568ee5020/31, E_0x555568ee5020/32, E_0x555568ee5020/33, E_0x555568ee5020/34, E_0x555568ee5020/35, E_0x555568ee5020/36, E_0x555568ee5020/37, E_0x555568ee5020/38, E_0x555568ee5020/39, E_0x555568ee5020/40, E_0x555568ee5020/41, E_0x555568ee5020/42, E_0x555568ee5020/43, E_0x555568ee5020/44, E_0x555568ee5020/45, E_0x555568ee5020/46, E_0x555568ee5020/47, E_0x555568ee5020/48;
L_0x55556911ff50 .part v0x5555690578f0_0, 2, 6;
L_0x55556911fff0 .part L_0x555569168290, 2, 6;
S_0x555569039310 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 29 61, 29 61 0, S_0x555569038760;
 .timescale 0 0;
v0x555569039510_0 .var/2s "i", 31 0;
S_0x555569039610 .scope module, "pc_adder" "FA_32bit" 29 75, 23 47 0, S_0x555569038760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555690544c0_0 .net "A", 31 0, v0x5555690578f0_0;  1 drivers
L_0x7f38a6a73cc8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555690545c0_0 .net "B", 31 0, L_0x7f38a6a73cc8;  1 drivers
L_0x7f38a6a73d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555690546a0_0 .net "Cin", 0 0, L_0x7f38a6a73d10;  1 drivers
v0x555569054790_0 .net "Cout", 0 0, L_0x555569132290;  alias, 1 drivers
v0x555569054880_0 .net "Sum", 31 0, L_0x555569132a40;  alias, 1 drivers
v0x555569054990_0 .net "carry", 6 0, L_0x555569130420;  1 drivers
L_0x555569122260 .part v0x5555690578f0_0, 0, 4;
L_0x555569122300 .part L_0x7f38a6a73cc8, 0, 4;
L_0x5555691246a0 .part v0x5555690578f0_0, 4, 4;
L_0x5555691247d0 .part L_0x7f38a6a73cc8, 4, 4;
L_0x555569124870 .part L_0x555569130420, 0, 1;
L_0x555569126ca0 .part v0x5555690578f0_0, 8, 4;
L_0x555569126d80 .part L_0x7f38a6a73cc8, 8, 4;
L_0x555569126e20 .part L_0x555569130420, 1, 1;
L_0x555569129260 .part v0x5555690578f0_0, 12, 4;
L_0x555569129300 .part L_0x7f38a6a73cc8, 12, 4;
L_0x555569129430 .part L_0x555569130420, 2, 1;
L_0x55556912b770 .part v0x5555690578f0_0, 16, 4;
L_0x55556912b880 .part L_0x7f38a6a73cc8, 16, 4;
L_0x55556912b920 .part L_0x555569130420, 3, 1;
L_0x55556912dd50 .part v0x5555690578f0_0, 20, 4;
L_0x55556912df00 .part L_0x7f38a6a73cc8, 20, 4;
L_0x55556912e030 .part L_0x555569130420, 4, 1;
L_0x555569130380 .part v0x5555690578f0_0, 24, 4;
L_0x5555691304c0 .part L_0x7f38a6a73cc8, 24, 4;
L_0x555569130560 .part L_0x555569130420, 5, 1;
LS_0x555569130420_0_0 .concat8 [ 1 1 1 1], L_0x555569121b40, L_0x555569123f80, L_0x555569126580, L_0x555569128b40;
LS_0x555569130420_0_4 .concat8 [ 1 1 1 0], L_0x55556912b050, L_0x55556912d630, L_0x55556912fc60;
L_0x555569130420 .concat8 [ 4 3 0 0], LS_0x555569130420_0_0, LS_0x555569130420_0_4;
L_0x5555691329a0 .part v0x5555690578f0_0, 28, 4;
L_0x555569130600 .part L_0x7f38a6a73cc8, 28, 4;
L_0x555569132c10 .part L_0x555569130420, 6, 1;
LS_0x555569132a40_0_0 .concat8 [ 4 4 4 4], L_0x5555691221c0, L_0x555569124600, L_0x555569126c00, L_0x5555691291c0;
LS_0x555569132a40_0_4 .concat8 [ 4 4 4 4], L_0x55556912b6d0, L_0x55556912dcb0, L_0x5555691302e0, L_0x555569132900;
L_0x555569132a40 .concat8 [ 16 16 0 0], LS_0x555569132a40_0_0, LS_0x555569132a40_0_4;
S_0x5555690398f0 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x555569039610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556903c890_0 .net "A", 3 0, L_0x555569122260;  1 drivers
v0x55556903c990_0 .net "B", 3 0, L_0x555569122300;  1 drivers
v0x55556903ca70_0 .net "Cin", 0 0, L_0x7f38a6a73d10;  alias, 1 drivers
v0x55556903cb40_0 .net "Cout", 0 0, L_0x555569121b40;  1 drivers
v0x55556903cc10_0 .net "Sum", 3 0, L_0x5555691221c0;  1 drivers
v0x55556903ccb0_0 .net "carry", 2 0, L_0x555569121640;  1 drivers
L_0x555569120440 .part L_0x555569122260, 0, 1;
L_0x555569120570 .part L_0x555569122300, 0, 1;
L_0x555569120b20 .part L_0x555569122260, 1, 1;
L_0x555569120c50 .part L_0x555569122300, 1, 1;
L_0x555569120d80 .part L_0x555569121640, 0, 1;
L_0x5555691212f0 .part L_0x555569122260, 2, 1;
L_0x555569121420 .part L_0x555569122300, 2, 1;
L_0x555569121550 .part L_0x555569121640, 1, 1;
L_0x555569121640 .concat8 [ 1 1 1 0], L_0x555569120330, L_0x555569120a10, L_0x5555691211e0;
L_0x555569121ca0 .part L_0x555569122260, 3, 1;
L_0x555569121e60 .part L_0x555569122300, 3, 1;
L_0x555569122020 .part L_0x555569121640, 2, 1;
L_0x5555691221c0 .concat8 [ 1 1 1 1], L_0x555569120090, L_0x555569120710, L_0x555569120e90, L_0x5555691217f0;
S_0x555569039bb0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x5555690398f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556910e6e0 .functor XOR 1, L_0x555569120440, L_0x555569120570, C4<0>, C4<0>;
L_0x555569120090 .functor XOR 1, L_0x55556910e6e0, L_0x7f38a6a73d10, C4<0>, C4<0>;
L_0x555569120100 .functor AND 1, L_0x555569120440, L_0x555569120570, C4<1>, C4<1>;
L_0x5555691201c0 .functor XOR 1, L_0x555569120440, L_0x555569120570, C4<0>, C4<0>;
L_0x555569120230 .functor AND 1, L_0x7f38a6a73d10, L_0x5555691201c0, C4<1>, C4<1>;
L_0x555569120330 .functor OR 1, L_0x555569120100, L_0x555569120230, C4<0>, C4<0>;
v0x555569039e90_0 .net "A", 0 0, L_0x555569120440;  1 drivers
v0x555569039f70_0 .net "B", 0 0, L_0x555569120570;  1 drivers
v0x55556903a030_0 .net "Cin", 0 0, L_0x7f38a6a73d10;  alias, 1 drivers
v0x55556903a100_0 .net "Cout", 0 0, L_0x555569120330;  1 drivers
v0x55556903a1c0_0 .net "Sum", 0 0, L_0x555569120090;  1 drivers
v0x55556903a2d0_0 .net *"_ivl_0", 0 0, L_0x55556910e6e0;  1 drivers
v0x55556903a3b0_0 .net *"_ivl_4", 0 0, L_0x555569120100;  1 drivers
v0x55556903a490_0 .net *"_ivl_6", 0 0, L_0x5555691201c0;  1 drivers
v0x55556903a570_0 .net *"_ivl_8", 0 0, L_0x555569120230;  1 drivers
S_0x55556903a6f0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x5555690398f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691206a0 .functor XOR 1, L_0x555569120b20, L_0x555569120c50, C4<0>, C4<0>;
L_0x555569120710 .functor XOR 1, L_0x5555691206a0, L_0x555569120d80, C4<0>, C4<0>;
L_0x555569120780 .functor AND 1, L_0x555569120b20, L_0x555569120c50, C4<1>, C4<1>;
L_0x555569120890 .functor XOR 1, L_0x555569120b20, L_0x555569120c50, C4<0>, C4<0>;
L_0x555569120900 .functor AND 1, L_0x555569120d80, L_0x555569120890, C4<1>, C4<1>;
L_0x555569120a10 .functor OR 1, L_0x555569120780, L_0x555569120900, C4<0>, C4<0>;
v0x55556903a950_0 .net "A", 0 0, L_0x555569120b20;  1 drivers
v0x55556903aa10_0 .net "B", 0 0, L_0x555569120c50;  1 drivers
v0x55556903aad0_0 .net "Cin", 0 0, L_0x555569120d80;  1 drivers
v0x55556903aba0_0 .net "Cout", 0 0, L_0x555569120a10;  1 drivers
v0x55556903ac60_0 .net "Sum", 0 0, L_0x555569120710;  1 drivers
v0x55556903ad70_0 .net *"_ivl_0", 0 0, L_0x5555691206a0;  1 drivers
v0x55556903ae50_0 .net *"_ivl_4", 0 0, L_0x555569120780;  1 drivers
v0x55556903af30_0 .net *"_ivl_6", 0 0, L_0x555569120890;  1 drivers
v0x55556903b010_0 .net *"_ivl_8", 0 0, L_0x555569120900;  1 drivers
S_0x55556903b220 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x5555690398f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569120e20 .functor XOR 1, L_0x5555691212f0, L_0x555569121420, C4<0>, C4<0>;
L_0x555569120e90 .functor XOR 1, L_0x555569120e20, L_0x555569121550, C4<0>, C4<0>;
L_0x555569120f50 .functor AND 1, L_0x5555691212f0, L_0x555569121420, C4<1>, C4<1>;
L_0x555569121060 .functor XOR 1, L_0x5555691212f0, L_0x555569121420, C4<0>, C4<0>;
L_0x5555691210d0 .functor AND 1, L_0x555569121550, L_0x555569121060, C4<1>, C4<1>;
L_0x5555691211e0 .functor OR 1, L_0x555569120f50, L_0x5555691210d0, C4<0>, C4<0>;
v0x55556903b490_0 .net "A", 0 0, L_0x5555691212f0;  1 drivers
v0x55556903b550_0 .net "B", 0 0, L_0x555569121420;  1 drivers
v0x55556903b610_0 .net "Cin", 0 0, L_0x555569121550;  1 drivers
v0x55556903b6e0_0 .net "Cout", 0 0, L_0x5555691211e0;  1 drivers
v0x55556903b7a0_0 .net "Sum", 0 0, L_0x555569120e90;  1 drivers
v0x55556903b8b0_0 .net *"_ivl_0", 0 0, L_0x555569120e20;  1 drivers
v0x55556903b990_0 .net *"_ivl_4", 0 0, L_0x555569120f50;  1 drivers
v0x55556903ba70_0 .net *"_ivl_6", 0 0, L_0x555569121060;  1 drivers
v0x55556903bb50_0 .net *"_ivl_8", 0 0, L_0x5555691210d0;  1 drivers
S_0x55556903bd60 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x5555690398f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569121780 .functor XOR 1, L_0x555569121ca0, L_0x555569121e60, C4<0>, C4<0>;
L_0x5555691217f0 .functor XOR 1, L_0x555569121780, L_0x555569122020, C4<0>, C4<0>;
L_0x5555691218b0 .functor AND 1, L_0x555569121ca0, L_0x555569121e60, C4<1>, C4<1>;
L_0x5555691219c0 .functor XOR 1, L_0x555569121ca0, L_0x555569121e60, C4<0>, C4<0>;
L_0x555569121a30 .functor AND 1, L_0x555569122020, L_0x5555691219c0, C4<1>, C4<1>;
L_0x555569121b40 .functor OR 1, L_0x5555691218b0, L_0x555569121a30, C4<0>, C4<0>;
v0x55556903bfa0_0 .net "A", 0 0, L_0x555569121ca0;  1 drivers
v0x55556903c080_0 .net "B", 0 0, L_0x555569121e60;  1 drivers
v0x55556903c140_0 .net "Cin", 0 0, L_0x555569122020;  1 drivers
v0x55556903c210_0 .net "Cout", 0 0, L_0x555569121b40;  alias, 1 drivers
v0x55556903c2d0_0 .net "Sum", 0 0, L_0x5555691217f0;  1 drivers
v0x55556903c3e0_0 .net *"_ivl_0", 0 0, L_0x555569121780;  1 drivers
v0x55556903c4c0_0 .net *"_ivl_4", 0 0, L_0x5555691218b0;  1 drivers
v0x55556903c5a0_0 .net *"_ivl_6", 0 0, L_0x5555691219c0;  1 drivers
v0x55556903c680_0 .net *"_ivl_8", 0 0, L_0x555569121a30;  1 drivers
S_0x55556903ce10 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x555569039610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556903fe10_0 .net "A", 3 0, L_0x5555691246a0;  1 drivers
v0x55556903ff10_0 .net "B", 3 0, L_0x5555691247d0;  1 drivers
v0x55556903fff0_0 .net "Cin", 0 0, L_0x555569124870;  1 drivers
v0x5555690400c0_0 .net "Cout", 0 0, L_0x555569123f80;  1 drivers
v0x555569040190_0 .net "Sum", 3 0, L_0x555569124600;  1 drivers
v0x555569040230_0 .net "carry", 2 0, L_0x555569123a80;  1 drivers
L_0x555569122810 .part L_0x5555691246a0, 0, 1;
L_0x555569122940 .part L_0x5555691247d0, 0, 1;
L_0x555569122ee0 .part L_0x5555691246a0, 1, 1;
L_0x555569123010 .part L_0x5555691247d0, 1, 1;
L_0x555569123140 .part L_0x555569123a80, 0, 1;
L_0x5555691236f0 .part L_0x5555691246a0, 2, 1;
L_0x555569123860 .part L_0x5555691247d0, 2, 1;
L_0x555569123990 .part L_0x555569123a80, 1, 1;
L_0x555569123a80 .concat8 [ 1 1 1 0], L_0x5555691226c0, L_0x555569122d90, L_0x5555691235a0;
L_0x5555691240e0 .part L_0x5555691246a0, 3, 1;
L_0x5555691242a0 .part L_0x5555691247d0, 3, 1;
L_0x555569124460 .part L_0x555569123a80, 2, 1;
L_0x555569124600 .concat8 [ 1 1 1 1], L_0x555569122410, L_0x555569122ae0, L_0x555569123250, L_0x555569123c30;
S_0x55556903d0c0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55556903ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691223a0 .functor XOR 1, L_0x555569122810, L_0x555569122940, C4<0>, C4<0>;
L_0x555569122410 .functor XOR 1, L_0x5555691223a0, L_0x555569124870, C4<0>, C4<0>;
L_0x555569122480 .functor AND 1, L_0x555569122810, L_0x555569122940, C4<1>, C4<1>;
L_0x555569122590 .functor XOR 1, L_0x555569122810, L_0x555569122940, C4<0>, C4<0>;
L_0x555569122600 .functor AND 1, L_0x555569124870, L_0x555569122590, C4<1>, C4<1>;
L_0x5555691226c0 .functor OR 1, L_0x555569122480, L_0x555569122600, C4<0>, C4<0>;
v0x55556903d380_0 .net "A", 0 0, L_0x555569122810;  1 drivers
v0x55556903d460_0 .net "B", 0 0, L_0x555569122940;  1 drivers
v0x55556903d520_0 .net "Cin", 0 0, L_0x555569124870;  alias, 1 drivers
v0x55556903d5f0_0 .net "Cout", 0 0, L_0x5555691226c0;  1 drivers
v0x55556903d6b0_0 .net "Sum", 0 0, L_0x555569122410;  1 drivers
v0x55556903d7c0_0 .net *"_ivl_0", 0 0, L_0x5555691223a0;  1 drivers
v0x55556903d8a0_0 .net *"_ivl_4", 0 0, L_0x555569122480;  1 drivers
v0x55556903d980_0 .net *"_ivl_6", 0 0, L_0x555569122590;  1 drivers
v0x55556903da60_0 .net *"_ivl_8", 0 0, L_0x555569122600;  1 drivers
S_0x55556903dc70 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55556903ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569122a70 .functor XOR 1, L_0x555569122ee0, L_0x555569123010, C4<0>, C4<0>;
L_0x555569122ae0 .functor XOR 1, L_0x555569122a70, L_0x555569123140, C4<0>, C4<0>;
L_0x555569122b50 .functor AND 1, L_0x555569122ee0, L_0x555569123010, C4<1>, C4<1>;
L_0x555569122c10 .functor XOR 1, L_0x555569122ee0, L_0x555569123010, C4<0>, C4<0>;
L_0x555569122c80 .functor AND 1, L_0x555569123140, L_0x555569122c10, C4<1>, C4<1>;
L_0x555569122d90 .functor OR 1, L_0x555569122b50, L_0x555569122c80, C4<0>, C4<0>;
v0x55556903ded0_0 .net "A", 0 0, L_0x555569122ee0;  1 drivers
v0x55556903df90_0 .net "B", 0 0, L_0x555569123010;  1 drivers
v0x55556903e050_0 .net "Cin", 0 0, L_0x555569123140;  1 drivers
v0x55556903e120_0 .net "Cout", 0 0, L_0x555569122d90;  1 drivers
v0x55556903e1e0_0 .net "Sum", 0 0, L_0x555569122ae0;  1 drivers
v0x55556903e2f0_0 .net *"_ivl_0", 0 0, L_0x555569122a70;  1 drivers
v0x55556903e3d0_0 .net *"_ivl_4", 0 0, L_0x555569122b50;  1 drivers
v0x55556903e4b0_0 .net *"_ivl_6", 0 0, L_0x555569122c10;  1 drivers
v0x55556903e590_0 .net *"_ivl_8", 0 0, L_0x555569122c80;  1 drivers
S_0x55556903e7a0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55556903ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691231e0 .functor XOR 1, L_0x5555691236f0, L_0x555569123860, C4<0>, C4<0>;
L_0x555569123250 .functor XOR 1, L_0x5555691231e0, L_0x555569123990, C4<0>, C4<0>;
L_0x555569123310 .functor AND 1, L_0x5555691236f0, L_0x555569123860, C4<1>, C4<1>;
L_0x555569123420 .functor XOR 1, L_0x5555691236f0, L_0x555569123860, C4<0>, C4<0>;
L_0x555569123490 .functor AND 1, L_0x555569123990, L_0x555569123420, C4<1>, C4<1>;
L_0x5555691235a0 .functor OR 1, L_0x555569123310, L_0x555569123490, C4<0>, C4<0>;
v0x55556903ea10_0 .net "A", 0 0, L_0x5555691236f0;  1 drivers
v0x55556903ead0_0 .net "B", 0 0, L_0x555569123860;  1 drivers
v0x55556903eb90_0 .net "Cin", 0 0, L_0x555569123990;  1 drivers
v0x55556903ec60_0 .net "Cout", 0 0, L_0x5555691235a0;  1 drivers
v0x55556903ed20_0 .net "Sum", 0 0, L_0x555569123250;  1 drivers
v0x55556903ee30_0 .net *"_ivl_0", 0 0, L_0x5555691231e0;  1 drivers
v0x55556903ef10_0 .net *"_ivl_4", 0 0, L_0x555569123310;  1 drivers
v0x55556903eff0_0 .net *"_ivl_6", 0 0, L_0x555569123420;  1 drivers
v0x55556903f0d0_0 .net *"_ivl_8", 0 0, L_0x555569123490;  1 drivers
S_0x55556903f2e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55556903ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569123bc0 .functor XOR 1, L_0x5555691240e0, L_0x5555691242a0, C4<0>, C4<0>;
L_0x555569123c30 .functor XOR 1, L_0x555569123bc0, L_0x555569124460, C4<0>, C4<0>;
L_0x555569123cf0 .functor AND 1, L_0x5555691240e0, L_0x5555691242a0, C4<1>, C4<1>;
L_0x555569123e00 .functor XOR 1, L_0x5555691240e0, L_0x5555691242a0, C4<0>, C4<0>;
L_0x555569123e70 .functor AND 1, L_0x555569124460, L_0x555569123e00, C4<1>, C4<1>;
L_0x555569123f80 .functor OR 1, L_0x555569123cf0, L_0x555569123e70, C4<0>, C4<0>;
v0x55556903f520_0 .net "A", 0 0, L_0x5555691240e0;  1 drivers
v0x55556903f600_0 .net "B", 0 0, L_0x5555691242a0;  1 drivers
v0x55556903f6c0_0 .net "Cin", 0 0, L_0x555569124460;  1 drivers
v0x55556903f790_0 .net "Cout", 0 0, L_0x555569123f80;  alias, 1 drivers
v0x55556903f850_0 .net "Sum", 0 0, L_0x555569123c30;  1 drivers
v0x55556903f960_0 .net *"_ivl_0", 0 0, L_0x555569123bc0;  1 drivers
v0x55556903fa40_0 .net *"_ivl_4", 0 0, L_0x555569123cf0;  1 drivers
v0x55556903fb20_0 .net *"_ivl_6", 0 0, L_0x555569123e00;  1 drivers
v0x55556903fc00_0 .net *"_ivl_8", 0 0, L_0x555569123e70;  1 drivers
S_0x555569040390 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x555569039610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555690433a0_0 .net "A", 3 0, L_0x555569126ca0;  1 drivers
v0x5555690434a0_0 .net "B", 3 0, L_0x555569126d80;  1 drivers
v0x555569043580_0 .net "Cin", 0 0, L_0x555569126e20;  1 drivers
v0x555569043650_0 .net "Cout", 0 0, L_0x555569126580;  1 drivers
v0x555569043720_0 .net "Sum", 3 0, L_0x555569126c00;  1 drivers
v0x5555690437c0_0 .net "carry", 2 0, L_0x555569126080;  1 drivers
L_0x555569124e10 .part L_0x555569126ca0, 0, 1;
L_0x555569124f40 .part L_0x555569126d80, 0, 1;
L_0x5555691254e0 .part L_0x555569126ca0, 1, 1;
L_0x555569125610 .part L_0x555569126d80, 1, 1;
L_0x555569125740 .part L_0x555569126080, 0, 1;
L_0x555569125cf0 .part L_0x555569126ca0, 2, 1;
L_0x555569125e60 .part L_0x555569126d80, 2, 1;
L_0x555569125f90 .part L_0x555569126080, 1, 1;
L_0x555569126080 .concat8 [ 1 1 1 0], L_0x555569124cc0, L_0x555569125390, L_0x555569125ba0;
L_0x5555691266e0 .part L_0x555569126ca0, 3, 1;
L_0x5555691268a0 .part L_0x555569126d80, 3, 1;
L_0x555569126a60 .part L_0x555569126080, 2, 1;
L_0x555569126c00 .concat8 [ 1 1 1 1], L_0x555569124a10, L_0x5555691250e0, L_0x555569125850, L_0x555569126230;
S_0x555569040650 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555569040390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691249a0 .functor XOR 1, L_0x555569124e10, L_0x555569124f40, C4<0>, C4<0>;
L_0x555569124a10 .functor XOR 1, L_0x5555691249a0, L_0x555569126e20, C4<0>, C4<0>;
L_0x555569124a80 .functor AND 1, L_0x555569124e10, L_0x555569124f40, C4<1>, C4<1>;
L_0x555569124b90 .functor XOR 1, L_0x555569124e10, L_0x555569124f40, C4<0>, C4<0>;
L_0x555569124c00 .functor AND 1, L_0x555569126e20, L_0x555569124b90, C4<1>, C4<1>;
L_0x555569124cc0 .functor OR 1, L_0x555569124a80, L_0x555569124c00, C4<0>, C4<0>;
v0x555569040910_0 .net "A", 0 0, L_0x555569124e10;  1 drivers
v0x5555690409f0_0 .net "B", 0 0, L_0x555569124f40;  1 drivers
v0x555569040ab0_0 .net "Cin", 0 0, L_0x555569126e20;  alias, 1 drivers
v0x555569040b80_0 .net "Cout", 0 0, L_0x555569124cc0;  1 drivers
v0x555569040c40_0 .net "Sum", 0 0, L_0x555569124a10;  1 drivers
v0x555569040d50_0 .net *"_ivl_0", 0 0, L_0x5555691249a0;  1 drivers
v0x555569040e30_0 .net *"_ivl_4", 0 0, L_0x555569124a80;  1 drivers
v0x555569040f10_0 .net *"_ivl_6", 0 0, L_0x555569124b90;  1 drivers
v0x555569040ff0_0 .net *"_ivl_8", 0 0, L_0x555569124c00;  1 drivers
S_0x555569041200 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555569040390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569125070 .functor XOR 1, L_0x5555691254e0, L_0x555569125610, C4<0>, C4<0>;
L_0x5555691250e0 .functor XOR 1, L_0x555569125070, L_0x555569125740, C4<0>, C4<0>;
L_0x555569125150 .functor AND 1, L_0x5555691254e0, L_0x555569125610, C4<1>, C4<1>;
L_0x555569125210 .functor XOR 1, L_0x5555691254e0, L_0x555569125610, C4<0>, C4<0>;
L_0x555569125280 .functor AND 1, L_0x555569125740, L_0x555569125210, C4<1>, C4<1>;
L_0x555569125390 .functor OR 1, L_0x555569125150, L_0x555569125280, C4<0>, C4<0>;
v0x555569041460_0 .net "A", 0 0, L_0x5555691254e0;  1 drivers
v0x555569041520_0 .net "B", 0 0, L_0x555569125610;  1 drivers
v0x5555690415e0_0 .net "Cin", 0 0, L_0x555569125740;  1 drivers
v0x5555690416b0_0 .net "Cout", 0 0, L_0x555569125390;  1 drivers
v0x555569041770_0 .net "Sum", 0 0, L_0x5555691250e0;  1 drivers
v0x555569041880_0 .net *"_ivl_0", 0 0, L_0x555569125070;  1 drivers
v0x555569041960_0 .net *"_ivl_4", 0 0, L_0x555569125150;  1 drivers
v0x555569041a40_0 .net *"_ivl_6", 0 0, L_0x555569125210;  1 drivers
v0x555569041b20_0 .net *"_ivl_8", 0 0, L_0x555569125280;  1 drivers
S_0x555569041d30 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555569040390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691257e0 .functor XOR 1, L_0x555569125cf0, L_0x555569125e60, C4<0>, C4<0>;
L_0x555569125850 .functor XOR 1, L_0x5555691257e0, L_0x555569125f90, C4<0>, C4<0>;
L_0x555569125910 .functor AND 1, L_0x555569125cf0, L_0x555569125e60, C4<1>, C4<1>;
L_0x555569125a20 .functor XOR 1, L_0x555569125cf0, L_0x555569125e60, C4<0>, C4<0>;
L_0x555569125a90 .functor AND 1, L_0x555569125f90, L_0x555569125a20, C4<1>, C4<1>;
L_0x555569125ba0 .functor OR 1, L_0x555569125910, L_0x555569125a90, C4<0>, C4<0>;
v0x555569041fa0_0 .net "A", 0 0, L_0x555569125cf0;  1 drivers
v0x555569042060_0 .net "B", 0 0, L_0x555569125e60;  1 drivers
v0x555569042120_0 .net "Cin", 0 0, L_0x555569125f90;  1 drivers
v0x5555690421f0_0 .net "Cout", 0 0, L_0x555569125ba0;  1 drivers
v0x5555690422b0_0 .net "Sum", 0 0, L_0x555569125850;  1 drivers
v0x5555690423c0_0 .net *"_ivl_0", 0 0, L_0x5555691257e0;  1 drivers
v0x5555690424a0_0 .net *"_ivl_4", 0 0, L_0x555569125910;  1 drivers
v0x555569042580_0 .net *"_ivl_6", 0 0, L_0x555569125a20;  1 drivers
v0x555569042660_0 .net *"_ivl_8", 0 0, L_0x555569125a90;  1 drivers
S_0x555569042870 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555569040390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691261c0 .functor XOR 1, L_0x5555691266e0, L_0x5555691268a0, C4<0>, C4<0>;
L_0x555569126230 .functor XOR 1, L_0x5555691261c0, L_0x555569126a60, C4<0>, C4<0>;
L_0x5555691262f0 .functor AND 1, L_0x5555691266e0, L_0x5555691268a0, C4<1>, C4<1>;
L_0x555569126400 .functor XOR 1, L_0x5555691266e0, L_0x5555691268a0, C4<0>, C4<0>;
L_0x555569126470 .functor AND 1, L_0x555569126a60, L_0x555569126400, C4<1>, C4<1>;
L_0x555569126580 .functor OR 1, L_0x5555691262f0, L_0x555569126470, C4<0>, C4<0>;
v0x555569042ab0_0 .net "A", 0 0, L_0x5555691266e0;  1 drivers
v0x555569042b90_0 .net "B", 0 0, L_0x5555691268a0;  1 drivers
v0x555569042c50_0 .net "Cin", 0 0, L_0x555569126a60;  1 drivers
v0x555569042d20_0 .net "Cout", 0 0, L_0x555569126580;  alias, 1 drivers
v0x555569042de0_0 .net "Sum", 0 0, L_0x555569126230;  1 drivers
v0x555569042ef0_0 .net *"_ivl_0", 0 0, L_0x5555691261c0;  1 drivers
v0x555569042fd0_0 .net *"_ivl_4", 0 0, L_0x5555691262f0;  1 drivers
v0x5555690430b0_0 .net *"_ivl_6", 0 0, L_0x555569126400;  1 drivers
v0x555569043190_0 .net *"_ivl_8", 0 0, L_0x555569126470;  1 drivers
S_0x555569043920 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x555569039610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555569046920_0 .net "A", 3 0, L_0x555569129260;  1 drivers
v0x555569046a20_0 .net "B", 3 0, L_0x555569129300;  1 drivers
v0x555569046b00_0 .net "Cin", 0 0, L_0x555569129430;  1 drivers
v0x555569046bd0_0 .net "Cout", 0 0, L_0x555569128b40;  1 drivers
v0x555569046ca0_0 .net "Sum", 3 0, L_0x5555691291c0;  1 drivers
v0x555569046d40_0 .net "carry", 2 0, L_0x555569128640;  1 drivers
L_0x5555691273d0 .part L_0x555569129260, 0, 1;
L_0x555569127500 .part L_0x555569129300, 0, 1;
L_0x555569127aa0 .part L_0x555569129260, 1, 1;
L_0x555569127bd0 .part L_0x555569129300, 1, 1;
L_0x555569127d00 .part L_0x555569128640, 0, 1;
L_0x5555691282b0 .part L_0x555569129260, 2, 1;
L_0x555569128420 .part L_0x555569129300, 2, 1;
L_0x555569128550 .part L_0x555569128640, 1, 1;
L_0x555569128640 .concat8 [ 1 1 1 0], L_0x5555691272c0, L_0x555569127950, L_0x555569128160;
L_0x555569128ca0 .part L_0x555569129260, 3, 1;
L_0x555569128e60 .part L_0x555569129300, 3, 1;
L_0x555569129020 .part L_0x555569128640, 2, 1;
L_0x5555691291c0 .concat8 [ 1 1 1 1], L_0x555569127010, L_0x5555691276a0, L_0x555569127e10, L_0x5555691287f0;
S_0x555569043bb0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555569043920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569126fa0 .functor XOR 1, L_0x5555691273d0, L_0x555569127500, C4<0>, C4<0>;
L_0x555569127010 .functor XOR 1, L_0x555569126fa0, L_0x555569129430, C4<0>, C4<0>;
L_0x555569127080 .functor AND 1, L_0x5555691273d0, L_0x555569127500, C4<1>, C4<1>;
L_0x555569127190 .functor XOR 1, L_0x5555691273d0, L_0x555569127500, C4<0>, C4<0>;
L_0x555569127200 .functor AND 1, L_0x555569129430, L_0x555569127190, C4<1>, C4<1>;
L_0x5555691272c0 .functor OR 1, L_0x555569127080, L_0x555569127200, C4<0>, C4<0>;
v0x555569043e90_0 .net "A", 0 0, L_0x5555691273d0;  1 drivers
v0x555569043f70_0 .net "B", 0 0, L_0x555569127500;  1 drivers
v0x555569044030_0 .net "Cin", 0 0, L_0x555569129430;  alias, 1 drivers
v0x555569044100_0 .net "Cout", 0 0, L_0x5555691272c0;  1 drivers
v0x5555690441c0_0 .net "Sum", 0 0, L_0x555569127010;  1 drivers
v0x5555690442d0_0 .net *"_ivl_0", 0 0, L_0x555569126fa0;  1 drivers
v0x5555690443b0_0 .net *"_ivl_4", 0 0, L_0x555569127080;  1 drivers
v0x555569044490_0 .net *"_ivl_6", 0 0, L_0x555569127190;  1 drivers
v0x555569044570_0 .net *"_ivl_8", 0 0, L_0x555569127200;  1 drivers
S_0x555569044780 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555569043920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569127630 .functor XOR 1, L_0x555569127aa0, L_0x555569127bd0, C4<0>, C4<0>;
L_0x5555691276a0 .functor XOR 1, L_0x555569127630, L_0x555569127d00, C4<0>, C4<0>;
L_0x555569127710 .functor AND 1, L_0x555569127aa0, L_0x555569127bd0, C4<1>, C4<1>;
L_0x5555691277d0 .functor XOR 1, L_0x555569127aa0, L_0x555569127bd0, C4<0>, C4<0>;
L_0x555569127840 .functor AND 1, L_0x555569127d00, L_0x5555691277d0, C4<1>, C4<1>;
L_0x555569127950 .functor OR 1, L_0x555569127710, L_0x555569127840, C4<0>, C4<0>;
v0x5555690449e0_0 .net "A", 0 0, L_0x555569127aa0;  1 drivers
v0x555569044aa0_0 .net "B", 0 0, L_0x555569127bd0;  1 drivers
v0x555569044b60_0 .net "Cin", 0 0, L_0x555569127d00;  1 drivers
v0x555569044c30_0 .net "Cout", 0 0, L_0x555569127950;  1 drivers
v0x555569044cf0_0 .net "Sum", 0 0, L_0x5555691276a0;  1 drivers
v0x555569044e00_0 .net *"_ivl_0", 0 0, L_0x555569127630;  1 drivers
v0x555569044ee0_0 .net *"_ivl_4", 0 0, L_0x555569127710;  1 drivers
v0x555569044fc0_0 .net *"_ivl_6", 0 0, L_0x5555691277d0;  1 drivers
v0x5555690450a0_0 .net *"_ivl_8", 0 0, L_0x555569127840;  1 drivers
S_0x5555690452b0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555569043920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569127da0 .functor XOR 1, L_0x5555691282b0, L_0x555569128420, C4<0>, C4<0>;
L_0x555569127e10 .functor XOR 1, L_0x555569127da0, L_0x555569128550, C4<0>, C4<0>;
L_0x555569127ed0 .functor AND 1, L_0x5555691282b0, L_0x555569128420, C4<1>, C4<1>;
L_0x555569127fe0 .functor XOR 1, L_0x5555691282b0, L_0x555569128420, C4<0>, C4<0>;
L_0x555569128050 .functor AND 1, L_0x555569128550, L_0x555569127fe0, C4<1>, C4<1>;
L_0x555569128160 .functor OR 1, L_0x555569127ed0, L_0x555569128050, C4<0>, C4<0>;
v0x555569045520_0 .net "A", 0 0, L_0x5555691282b0;  1 drivers
v0x5555690455e0_0 .net "B", 0 0, L_0x555569128420;  1 drivers
v0x5555690456a0_0 .net "Cin", 0 0, L_0x555569128550;  1 drivers
v0x555569045770_0 .net "Cout", 0 0, L_0x555569128160;  1 drivers
v0x555569045830_0 .net "Sum", 0 0, L_0x555569127e10;  1 drivers
v0x555569045940_0 .net *"_ivl_0", 0 0, L_0x555569127da0;  1 drivers
v0x555569045a20_0 .net *"_ivl_4", 0 0, L_0x555569127ed0;  1 drivers
v0x555569045b00_0 .net *"_ivl_6", 0 0, L_0x555569127fe0;  1 drivers
v0x555569045be0_0 .net *"_ivl_8", 0 0, L_0x555569128050;  1 drivers
S_0x555569045df0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555569043920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569128780 .functor XOR 1, L_0x555569128ca0, L_0x555569128e60, C4<0>, C4<0>;
L_0x5555691287f0 .functor XOR 1, L_0x555569128780, L_0x555569129020, C4<0>, C4<0>;
L_0x5555691288b0 .functor AND 1, L_0x555569128ca0, L_0x555569128e60, C4<1>, C4<1>;
L_0x5555691289c0 .functor XOR 1, L_0x555569128ca0, L_0x555569128e60, C4<0>, C4<0>;
L_0x555569128a30 .functor AND 1, L_0x555569129020, L_0x5555691289c0, C4<1>, C4<1>;
L_0x555569128b40 .functor OR 1, L_0x5555691288b0, L_0x555569128a30, C4<0>, C4<0>;
v0x555569046030_0 .net "A", 0 0, L_0x555569128ca0;  1 drivers
v0x555569046110_0 .net "B", 0 0, L_0x555569128e60;  1 drivers
v0x5555690461d0_0 .net "Cin", 0 0, L_0x555569129020;  1 drivers
v0x5555690462a0_0 .net "Cout", 0 0, L_0x555569128b40;  alias, 1 drivers
v0x555569046360_0 .net "Sum", 0 0, L_0x5555691287f0;  1 drivers
v0x555569046470_0 .net *"_ivl_0", 0 0, L_0x555569128780;  1 drivers
v0x555569046550_0 .net *"_ivl_4", 0 0, L_0x5555691288b0;  1 drivers
v0x555569046630_0 .net *"_ivl_6", 0 0, L_0x5555691289c0;  1 drivers
v0x555569046710_0 .net *"_ivl_8", 0 0, L_0x555569128a30;  1 drivers
S_0x555569046ea0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x555569039610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555569049ec0_0 .net "A", 3 0, L_0x55556912b770;  1 drivers
v0x555569049fc0_0 .net "B", 3 0, L_0x55556912b880;  1 drivers
v0x55556904a0a0_0 .net "Cin", 0 0, L_0x55556912b920;  1 drivers
v0x55556904a170_0 .net "Cout", 0 0, L_0x55556912b050;  1 drivers
v0x55556904a240_0 .net "Sum", 3 0, L_0x55556912b6d0;  1 drivers
v0x55556904a2e0_0 .net "carry", 2 0, L_0x55556912ab50;  1 drivers
L_0x5555691298e0 .part L_0x55556912b770, 0, 1;
L_0x555569129a10 .part L_0x55556912b880, 0, 1;
L_0x555569129fb0 .part L_0x55556912b770, 1, 1;
L_0x55556912a0e0 .part L_0x55556912b880, 1, 1;
L_0x55556912a210 .part L_0x55556912ab50, 0, 1;
L_0x55556912a7c0 .part L_0x55556912b770, 2, 1;
L_0x55556912a930 .part L_0x55556912b880, 2, 1;
L_0x55556912aa60 .part L_0x55556912ab50, 1, 1;
L_0x55556912ab50 .concat8 [ 1 1 1 0], L_0x555569129790, L_0x555569129e60, L_0x55556912a670;
L_0x55556912b1b0 .part L_0x55556912b770, 3, 1;
L_0x55556912b370 .part L_0x55556912b880, 3, 1;
L_0x55556912b530 .part L_0x55556912ab50, 2, 1;
L_0x55556912b6d0 .concat8 [ 1 1 1 1], L_0x5555691295d0, L_0x555569129bb0, L_0x55556912a320, L_0x55556912ad00;
S_0x555569047180 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555569046ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569129560 .functor XOR 1, L_0x5555691298e0, L_0x555569129a10, C4<0>, C4<0>;
L_0x5555691295d0 .functor XOR 1, L_0x555569129560, L_0x55556912b920, C4<0>, C4<0>;
L_0x555569129640 .functor AND 1, L_0x5555691298e0, L_0x555569129a10, C4<1>, C4<1>;
L_0x5555691296b0 .functor XOR 1, L_0x5555691298e0, L_0x555569129a10, C4<0>, C4<0>;
L_0x555569129720 .functor AND 1, L_0x55556912b920, L_0x5555691296b0, C4<1>, C4<1>;
L_0x555569129790 .functor OR 1, L_0x555569129640, L_0x555569129720, C4<0>, C4<0>;
v0x555569047430_0 .net "A", 0 0, L_0x5555691298e0;  1 drivers
v0x555569047510_0 .net "B", 0 0, L_0x555569129a10;  1 drivers
v0x5555690475d0_0 .net "Cin", 0 0, L_0x55556912b920;  alias, 1 drivers
v0x5555690476a0_0 .net "Cout", 0 0, L_0x555569129790;  1 drivers
v0x555569047760_0 .net "Sum", 0 0, L_0x5555691295d0;  1 drivers
v0x555569047870_0 .net *"_ivl_0", 0 0, L_0x555569129560;  1 drivers
v0x555569047950_0 .net *"_ivl_4", 0 0, L_0x555569129640;  1 drivers
v0x555569047a30_0 .net *"_ivl_6", 0 0, L_0x5555691296b0;  1 drivers
v0x555569047b10_0 .net *"_ivl_8", 0 0, L_0x555569129720;  1 drivers
S_0x555569047d20 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555569046ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569129b40 .functor XOR 1, L_0x555569129fb0, L_0x55556912a0e0, C4<0>, C4<0>;
L_0x555569129bb0 .functor XOR 1, L_0x555569129b40, L_0x55556912a210, C4<0>, C4<0>;
L_0x555569129c20 .functor AND 1, L_0x555569129fb0, L_0x55556912a0e0, C4<1>, C4<1>;
L_0x555569129ce0 .functor XOR 1, L_0x555569129fb0, L_0x55556912a0e0, C4<0>, C4<0>;
L_0x555569129d50 .functor AND 1, L_0x55556912a210, L_0x555569129ce0, C4<1>, C4<1>;
L_0x555569129e60 .functor OR 1, L_0x555569129c20, L_0x555569129d50, C4<0>, C4<0>;
v0x555569047f80_0 .net "A", 0 0, L_0x555569129fb0;  1 drivers
v0x555569048040_0 .net "B", 0 0, L_0x55556912a0e0;  1 drivers
v0x555569048100_0 .net "Cin", 0 0, L_0x55556912a210;  1 drivers
v0x5555690481d0_0 .net "Cout", 0 0, L_0x555569129e60;  1 drivers
v0x555569048290_0 .net "Sum", 0 0, L_0x555569129bb0;  1 drivers
v0x5555690483a0_0 .net *"_ivl_0", 0 0, L_0x555569129b40;  1 drivers
v0x555569048480_0 .net *"_ivl_4", 0 0, L_0x555569129c20;  1 drivers
v0x555569048560_0 .net *"_ivl_6", 0 0, L_0x555569129ce0;  1 drivers
v0x555569048640_0 .net *"_ivl_8", 0 0, L_0x555569129d50;  1 drivers
S_0x555569048850 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555569046ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912a2b0 .functor XOR 1, L_0x55556912a7c0, L_0x55556912a930, C4<0>, C4<0>;
L_0x55556912a320 .functor XOR 1, L_0x55556912a2b0, L_0x55556912aa60, C4<0>, C4<0>;
L_0x55556912a3e0 .functor AND 1, L_0x55556912a7c0, L_0x55556912a930, C4<1>, C4<1>;
L_0x55556912a4f0 .functor XOR 1, L_0x55556912a7c0, L_0x55556912a930, C4<0>, C4<0>;
L_0x55556912a560 .functor AND 1, L_0x55556912aa60, L_0x55556912a4f0, C4<1>, C4<1>;
L_0x55556912a670 .functor OR 1, L_0x55556912a3e0, L_0x55556912a560, C4<0>, C4<0>;
v0x555569048ac0_0 .net "A", 0 0, L_0x55556912a7c0;  1 drivers
v0x555569048b80_0 .net "B", 0 0, L_0x55556912a930;  1 drivers
v0x555569048c40_0 .net "Cin", 0 0, L_0x55556912aa60;  1 drivers
v0x555569048d10_0 .net "Cout", 0 0, L_0x55556912a670;  1 drivers
v0x555569048dd0_0 .net "Sum", 0 0, L_0x55556912a320;  1 drivers
v0x555569048ee0_0 .net *"_ivl_0", 0 0, L_0x55556912a2b0;  1 drivers
v0x555569048fc0_0 .net *"_ivl_4", 0 0, L_0x55556912a3e0;  1 drivers
v0x5555690490a0_0 .net *"_ivl_6", 0 0, L_0x55556912a4f0;  1 drivers
v0x555569049180_0 .net *"_ivl_8", 0 0, L_0x55556912a560;  1 drivers
S_0x555569049390 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555569046ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912ac90 .functor XOR 1, L_0x55556912b1b0, L_0x55556912b370, C4<0>, C4<0>;
L_0x55556912ad00 .functor XOR 1, L_0x55556912ac90, L_0x55556912b530, C4<0>, C4<0>;
L_0x55556912adc0 .functor AND 1, L_0x55556912b1b0, L_0x55556912b370, C4<1>, C4<1>;
L_0x55556912aed0 .functor XOR 1, L_0x55556912b1b0, L_0x55556912b370, C4<0>, C4<0>;
L_0x55556912af40 .functor AND 1, L_0x55556912b530, L_0x55556912aed0, C4<1>, C4<1>;
L_0x55556912b050 .functor OR 1, L_0x55556912adc0, L_0x55556912af40, C4<0>, C4<0>;
v0x5555690495d0_0 .net "A", 0 0, L_0x55556912b1b0;  1 drivers
v0x5555690496b0_0 .net "B", 0 0, L_0x55556912b370;  1 drivers
v0x555569049770_0 .net "Cin", 0 0, L_0x55556912b530;  1 drivers
v0x555569049840_0 .net "Cout", 0 0, L_0x55556912b050;  alias, 1 drivers
v0x555569049900_0 .net "Sum", 0 0, L_0x55556912ad00;  1 drivers
v0x555569049a10_0 .net *"_ivl_0", 0 0, L_0x55556912ac90;  1 drivers
v0x555569049af0_0 .net *"_ivl_4", 0 0, L_0x55556912adc0;  1 drivers
v0x555569049bd0_0 .net *"_ivl_6", 0 0, L_0x55556912aed0;  1 drivers
v0x555569049cb0_0 .net *"_ivl_8", 0 0, L_0x55556912af40;  1 drivers
S_0x55556904a440 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x555569039610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556904d440_0 .net "A", 3 0, L_0x55556912dd50;  1 drivers
v0x55556904d540_0 .net "B", 3 0, L_0x55556912df00;  1 drivers
v0x55556904d620_0 .net "Cin", 0 0, L_0x55556912e030;  1 drivers
v0x55556904d6f0_0 .net "Cout", 0 0, L_0x55556912d630;  1 drivers
v0x55556904d7c0_0 .net "Sum", 3 0, L_0x55556912dcb0;  1 drivers
v0x55556904d860_0 .net "carry", 2 0, L_0x55556912d130;  1 drivers
L_0x55556912bec0 .part L_0x55556912dd50, 0, 1;
L_0x55556912bff0 .part L_0x55556912df00, 0, 1;
L_0x55556912c590 .part L_0x55556912dd50, 1, 1;
L_0x55556912c6c0 .part L_0x55556912df00, 1, 1;
L_0x55556912c7f0 .part L_0x55556912d130, 0, 1;
L_0x55556912cda0 .part L_0x55556912dd50, 2, 1;
L_0x55556912cf10 .part L_0x55556912df00, 2, 1;
L_0x55556912d040 .part L_0x55556912d130, 1, 1;
L_0x55556912d130 .concat8 [ 1 1 1 0], L_0x55556912bd70, L_0x55556912c440, L_0x55556912cc50;
L_0x55556912d790 .part L_0x55556912dd50, 3, 1;
L_0x55556912d950 .part L_0x55556912df00, 3, 1;
L_0x55556912db10 .part L_0x55556912d130, 2, 1;
L_0x55556912dcb0 .concat8 [ 1 1 1 1], L_0x55556912bb60, L_0x55556912c190, L_0x55556912c900, L_0x55556912d2e0;
S_0x55556904a6d0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55556904a440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912b810 .functor XOR 1, L_0x55556912bec0, L_0x55556912bff0, C4<0>, C4<0>;
L_0x55556912bb60 .functor XOR 1, L_0x55556912b810, L_0x55556912e030, C4<0>, C4<0>;
L_0x55556912bbd0 .functor AND 1, L_0x55556912bec0, L_0x55556912bff0, C4<1>, C4<1>;
L_0x55556912bc40 .functor XOR 1, L_0x55556912bec0, L_0x55556912bff0, C4<0>, C4<0>;
L_0x55556912bcb0 .functor AND 1, L_0x55556912e030, L_0x55556912bc40, C4<1>, C4<1>;
L_0x55556912bd70 .functor OR 1, L_0x55556912bbd0, L_0x55556912bcb0, C4<0>, C4<0>;
v0x55556904a9b0_0 .net "A", 0 0, L_0x55556912bec0;  1 drivers
v0x55556904aa90_0 .net "B", 0 0, L_0x55556912bff0;  1 drivers
v0x55556904ab50_0 .net "Cin", 0 0, L_0x55556912e030;  alias, 1 drivers
v0x55556904ac20_0 .net "Cout", 0 0, L_0x55556912bd70;  1 drivers
v0x55556904ace0_0 .net "Sum", 0 0, L_0x55556912bb60;  1 drivers
v0x55556904adf0_0 .net *"_ivl_0", 0 0, L_0x55556912b810;  1 drivers
v0x55556904aed0_0 .net *"_ivl_4", 0 0, L_0x55556912bbd0;  1 drivers
v0x55556904afb0_0 .net *"_ivl_6", 0 0, L_0x55556912bc40;  1 drivers
v0x55556904b090_0 .net *"_ivl_8", 0 0, L_0x55556912bcb0;  1 drivers
S_0x55556904b2a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55556904a440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912c120 .functor XOR 1, L_0x55556912c590, L_0x55556912c6c0, C4<0>, C4<0>;
L_0x55556912c190 .functor XOR 1, L_0x55556912c120, L_0x55556912c7f0, C4<0>, C4<0>;
L_0x55556912c200 .functor AND 1, L_0x55556912c590, L_0x55556912c6c0, C4<1>, C4<1>;
L_0x55556912c2c0 .functor XOR 1, L_0x55556912c590, L_0x55556912c6c0, C4<0>, C4<0>;
L_0x55556912c330 .functor AND 1, L_0x55556912c7f0, L_0x55556912c2c0, C4<1>, C4<1>;
L_0x55556912c440 .functor OR 1, L_0x55556912c200, L_0x55556912c330, C4<0>, C4<0>;
v0x55556904b500_0 .net "A", 0 0, L_0x55556912c590;  1 drivers
v0x55556904b5c0_0 .net "B", 0 0, L_0x55556912c6c0;  1 drivers
v0x55556904b680_0 .net "Cin", 0 0, L_0x55556912c7f0;  1 drivers
v0x55556904b750_0 .net "Cout", 0 0, L_0x55556912c440;  1 drivers
v0x55556904b810_0 .net "Sum", 0 0, L_0x55556912c190;  1 drivers
v0x55556904b920_0 .net *"_ivl_0", 0 0, L_0x55556912c120;  1 drivers
v0x55556904ba00_0 .net *"_ivl_4", 0 0, L_0x55556912c200;  1 drivers
v0x55556904bae0_0 .net *"_ivl_6", 0 0, L_0x55556912c2c0;  1 drivers
v0x55556904bbc0_0 .net *"_ivl_8", 0 0, L_0x55556912c330;  1 drivers
S_0x55556904bdd0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55556904a440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912c890 .functor XOR 1, L_0x55556912cda0, L_0x55556912cf10, C4<0>, C4<0>;
L_0x55556912c900 .functor XOR 1, L_0x55556912c890, L_0x55556912d040, C4<0>, C4<0>;
L_0x55556912c9c0 .functor AND 1, L_0x55556912cda0, L_0x55556912cf10, C4<1>, C4<1>;
L_0x55556912cad0 .functor XOR 1, L_0x55556912cda0, L_0x55556912cf10, C4<0>, C4<0>;
L_0x55556912cb40 .functor AND 1, L_0x55556912d040, L_0x55556912cad0, C4<1>, C4<1>;
L_0x55556912cc50 .functor OR 1, L_0x55556912c9c0, L_0x55556912cb40, C4<0>, C4<0>;
v0x55556904c040_0 .net "A", 0 0, L_0x55556912cda0;  1 drivers
v0x55556904c100_0 .net "B", 0 0, L_0x55556912cf10;  1 drivers
v0x55556904c1c0_0 .net "Cin", 0 0, L_0x55556912d040;  1 drivers
v0x55556904c290_0 .net "Cout", 0 0, L_0x55556912cc50;  1 drivers
v0x55556904c350_0 .net "Sum", 0 0, L_0x55556912c900;  1 drivers
v0x55556904c460_0 .net *"_ivl_0", 0 0, L_0x55556912c890;  1 drivers
v0x55556904c540_0 .net *"_ivl_4", 0 0, L_0x55556912c9c0;  1 drivers
v0x55556904c620_0 .net *"_ivl_6", 0 0, L_0x55556912cad0;  1 drivers
v0x55556904c700_0 .net *"_ivl_8", 0 0, L_0x55556912cb40;  1 drivers
S_0x55556904c910 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55556904a440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912d270 .functor XOR 1, L_0x55556912d790, L_0x55556912d950, C4<0>, C4<0>;
L_0x55556912d2e0 .functor XOR 1, L_0x55556912d270, L_0x55556912db10, C4<0>, C4<0>;
L_0x55556912d3a0 .functor AND 1, L_0x55556912d790, L_0x55556912d950, C4<1>, C4<1>;
L_0x55556912d4b0 .functor XOR 1, L_0x55556912d790, L_0x55556912d950, C4<0>, C4<0>;
L_0x55556912d520 .functor AND 1, L_0x55556912db10, L_0x55556912d4b0, C4<1>, C4<1>;
L_0x55556912d630 .functor OR 1, L_0x55556912d3a0, L_0x55556912d520, C4<0>, C4<0>;
v0x55556904cb50_0 .net "A", 0 0, L_0x55556912d790;  1 drivers
v0x55556904cc30_0 .net "B", 0 0, L_0x55556912d950;  1 drivers
v0x55556904ccf0_0 .net "Cin", 0 0, L_0x55556912db10;  1 drivers
v0x55556904cdc0_0 .net "Cout", 0 0, L_0x55556912d630;  alias, 1 drivers
v0x55556904ce80_0 .net "Sum", 0 0, L_0x55556912d2e0;  1 drivers
v0x55556904cf90_0 .net *"_ivl_0", 0 0, L_0x55556912d270;  1 drivers
v0x55556904d070_0 .net *"_ivl_4", 0 0, L_0x55556912d3a0;  1 drivers
v0x55556904d150_0 .net *"_ivl_6", 0 0, L_0x55556912d4b0;  1 drivers
v0x55556904d230_0 .net *"_ivl_8", 0 0, L_0x55556912d520;  1 drivers
S_0x55556904d9c0 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x555569039610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5555690509c0_0 .net "A", 3 0, L_0x555569130380;  1 drivers
v0x555569050ac0_0 .net "B", 3 0, L_0x5555691304c0;  1 drivers
v0x555569050ba0_0 .net "Cin", 0 0, L_0x555569130560;  1 drivers
v0x555569050c70_0 .net "Cout", 0 0, L_0x55556912fc60;  1 drivers
v0x555569050d40_0 .net "Sum", 3 0, L_0x5555691302e0;  1 drivers
v0x555569050de0_0 .net "carry", 2 0, L_0x55556912f760;  1 drivers
L_0x55556912e4f0 .part L_0x555569130380, 0, 1;
L_0x55556912e620 .part L_0x5555691304c0, 0, 1;
L_0x55556912ebc0 .part L_0x555569130380, 1, 1;
L_0x55556912ecf0 .part L_0x5555691304c0, 1, 1;
L_0x55556912ee20 .part L_0x55556912f760, 0, 1;
L_0x55556912f3d0 .part L_0x555569130380, 2, 1;
L_0x55556912f540 .part L_0x5555691304c0, 2, 1;
L_0x55556912f670 .part L_0x55556912f760, 1, 1;
L_0x55556912f760 .concat8 [ 1 1 1 0], L_0x55556912e3a0, L_0x55556912ea70, L_0x55556912f280;
L_0x55556912fdc0 .part L_0x555569130380, 3, 1;
L_0x55556912ff80 .part L_0x5555691304c0, 3, 1;
L_0x555569130140 .part L_0x55556912f760, 2, 1;
L_0x5555691302e0 .concat8 [ 1 1 1 1], L_0x55556912e140, L_0x55556912e7c0, L_0x55556912ef30, L_0x55556912f910;
S_0x55556904dc50 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55556904d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912e0d0 .functor XOR 1, L_0x55556912e4f0, L_0x55556912e620, C4<0>, C4<0>;
L_0x55556912e140 .functor XOR 1, L_0x55556912e0d0, L_0x555569130560, C4<0>, C4<0>;
L_0x55556912e1b0 .functor AND 1, L_0x55556912e4f0, L_0x55556912e620, C4<1>, C4<1>;
L_0x55556912e270 .functor XOR 1, L_0x55556912e4f0, L_0x55556912e620, C4<0>, C4<0>;
L_0x55556912e2e0 .functor AND 1, L_0x555569130560, L_0x55556912e270, C4<1>, C4<1>;
L_0x55556912e3a0 .functor OR 1, L_0x55556912e1b0, L_0x55556912e2e0, C4<0>, C4<0>;
v0x55556904df30_0 .net "A", 0 0, L_0x55556912e4f0;  1 drivers
v0x55556904e010_0 .net "B", 0 0, L_0x55556912e620;  1 drivers
v0x55556904e0d0_0 .net "Cin", 0 0, L_0x555569130560;  alias, 1 drivers
v0x55556904e1a0_0 .net "Cout", 0 0, L_0x55556912e3a0;  1 drivers
v0x55556904e260_0 .net "Sum", 0 0, L_0x55556912e140;  1 drivers
v0x55556904e370_0 .net *"_ivl_0", 0 0, L_0x55556912e0d0;  1 drivers
v0x55556904e450_0 .net *"_ivl_4", 0 0, L_0x55556912e1b0;  1 drivers
v0x55556904e530_0 .net *"_ivl_6", 0 0, L_0x55556912e270;  1 drivers
v0x55556904e610_0 .net *"_ivl_8", 0 0, L_0x55556912e2e0;  1 drivers
S_0x55556904e820 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55556904d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912e750 .functor XOR 1, L_0x55556912ebc0, L_0x55556912ecf0, C4<0>, C4<0>;
L_0x55556912e7c0 .functor XOR 1, L_0x55556912e750, L_0x55556912ee20, C4<0>, C4<0>;
L_0x55556912e830 .functor AND 1, L_0x55556912ebc0, L_0x55556912ecf0, C4<1>, C4<1>;
L_0x55556912e8f0 .functor XOR 1, L_0x55556912ebc0, L_0x55556912ecf0, C4<0>, C4<0>;
L_0x55556912e960 .functor AND 1, L_0x55556912ee20, L_0x55556912e8f0, C4<1>, C4<1>;
L_0x55556912ea70 .functor OR 1, L_0x55556912e830, L_0x55556912e960, C4<0>, C4<0>;
v0x55556904ea80_0 .net "A", 0 0, L_0x55556912ebc0;  1 drivers
v0x55556904eb40_0 .net "B", 0 0, L_0x55556912ecf0;  1 drivers
v0x55556904ec00_0 .net "Cin", 0 0, L_0x55556912ee20;  1 drivers
v0x55556904ecd0_0 .net "Cout", 0 0, L_0x55556912ea70;  1 drivers
v0x55556904ed90_0 .net "Sum", 0 0, L_0x55556912e7c0;  1 drivers
v0x55556904eea0_0 .net *"_ivl_0", 0 0, L_0x55556912e750;  1 drivers
v0x55556904ef80_0 .net *"_ivl_4", 0 0, L_0x55556912e830;  1 drivers
v0x55556904f060_0 .net *"_ivl_6", 0 0, L_0x55556912e8f0;  1 drivers
v0x55556904f140_0 .net *"_ivl_8", 0 0, L_0x55556912e960;  1 drivers
S_0x55556904f350 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55556904d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912eec0 .functor XOR 1, L_0x55556912f3d0, L_0x55556912f540, C4<0>, C4<0>;
L_0x55556912ef30 .functor XOR 1, L_0x55556912eec0, L_0x55556912f670, C4<0>, C4<0>;
L_0x55556912eff0 .functor AND 1, L_0x55556912f3d0, L_0x55556912f540, C4<1>, C4<1>;
L_0x55556912f100 .functor XOR 1, L_0x55556912f3d0, L_0x55556912f540, C4<0>, C4<0>;
L_0x55556912f170 .functor AND 1, L_0x55556912f670, L_0x55556912f100, C4<1>, C4<1>;
L_0x55556912f280 .functor OR 1, L_0x55556912eff0, L_0x55556912f170, C4<0>, C4<0>;
v0x55556904f5c0_0 .net "A", 0 0, L_0x55556912f3d0;  1 drivers
v0x55556904f680_0 .net "B", 0 0, L_0x55556912f540;  1 drivers
v0x55556904f740_0 .net "Cin", 0 0, L_0x55556912f670;  1 drivers
v0x55556904f810_0 .net "Cout", 0 0, L_0x55556912f280;  1 drivers
v0x55556904f8d0_0 .net "Sum", 0 0, L_0x55556912ef30;  1 drivers
v0x55556904f9e0_0 .net *"_ivl_0", 0 0, L_0x55556912eec0;  1 drivers
v0x55556904fac0_0 .net *"_ivl_4", 0 0, L_0x55556912eff0;  1 drivers
v0x55556904fba0_0 .net *"_ivl_6", 0 0, L_0x55556912f100;  1 drivers
v0x55556904fc80_0 .net *"_ivl_8", 0 0, L_0x55556912f170;  1 drivers
S_0x55556904fe90 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55556904d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556912f8a0 .functor XOR 1, L_0x55556912fdc0, L_0x55556912ff80, C4<0>, C4<0>;
L_0x55556912f910 .functor XOR 1, L_0x55556912f8a0, L_0x555569130140, C4<0>, C4<0>;
L_0x55556912f9d0 .functor AND 1, L_0x55556912fdc0, L_0x55556912ff80, C4<1>, C4<1>;
L_0x55556912fae0 .functor XOR 1, L_0x55556912fdc0, L_0x55556912ff80, C4<0>, C4<0>;
L_0x55556912fb50 .functor AND 1, L_0x555569130140, L_0x55556912fae0, C4<1>, C4<1>;
L_0x55556912fc60 .functor OR 1, L_0x55556912f9d0, L_0x55556912fb50, C4<0>, C4<0>;
v0x5555690500d0_0 .net "A", 0 0, L_0x55556912fdc0;  1 drivers
v0x5555690501b0_0 .net "B", 0 0, L_0x55556912ff80;  1 drivers
v0x555569050270_0 .net "Cin", 0 0, L_0x555569130140;  1 drivers
v0x555569050340_0 .net "Cout", 0 0, L_0x55556912fc60;  alias, 1 drivers
v0x555569050400_0 .net "Sum", 0 0, L_0x55556912f910;  1 drivers
v0x555569050510_0 .net *"_ivl_0", 0 0, L_0x55556912f8a0;  1 drivers
v0x5555690505f0_0 .net *"_ivl_4", 0 0, L_0x55556912f9d0;  1 drivers
v0x5555690506d0_0 .net *"_ivl_6", 0 0, L_0x55556912fae0;  1 drivers
v0x5555690507b0_0 .net *"_ivl_8", 0 0, L_0x55556912fb50;  1 drivers
S_0x555569050f40 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x555569039610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x555569053f40_0 .net "A", 3 0, L_0x5555691329a0;  1 drivers
v0x555569054040_0 .net "B", 3 0, L_0x555569130600;  1 drivers
v0x555569054120_0 .net "Cin", 0 0, L_0x555569132c10;  1 drivers
v0x5555690541f0_0 .net "Cout", 0 0, L_0x555569132290;  alias, 1 drivers
v0x5555690542c0_0 .net "Sum", 3 0, L_0x555569132900;  1 drivers
v0x555569054360_0 .net "carry", 2 0, L_0x555569131d90;  1 drivers
L_0x555569130b20 .part L_0x5555691329a0, 0, 1;
L_0x555569130c50 .part L_0x555569130600, 0, 1;
L_0x5555691311f0 .part L_0x5555691329a0, 1, 1;
L_0x555569131320 .part L_0x555569130600, 1, 1;
L_0x555569131450 .part L_0x555569131d90, 0, 1;
L_0x555569131a00 .part L_0x5555691329a0, 2, 1;
L_0x555569131b70 .part L_0x555569130600, 2, 1;
L_0x555569131ca0 .part L_0x555569131d90, 1, 1;
L_0x555569131d90 .concat8 [ 1 1 1 0], L_0x5555691309d0, L_0x5555691310a0, L_0x5555691318b0;
L_0x5555691323e0 .part L_0x5555691329a0, 3, 1;
L_0x5555691325a0 .part L_0x555569130600, 3, 1;
L_0x555569132760 .part L_0x555569131d90, 2, 1;
L_0x555569132900 .concat8 [ 1 1 1 1], L_0x555569130720, L_0x555569130df0, L_0x555569131560, L_0x555569131f40;
S_0x5555690511d0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x555569050f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691306b0 .functor XOR 1, L_0x555569130b20, L_0x555569130c50, C4<0>, C4<0>;
L_0x555569130720 .functor XOR 1, L_0x5555691306b0, L_0x555569132c10, C4<0>, C4<0>;
L_0x555569130790 .functor AND 1, L_0x555569130b20, L_0x555569130c50, C4<1>, C4<1>;
L_0x5555691308a0 .functor XOR 1, L_0x555569130b20, L_0x555569130c50, C4<0>, C4<0>;
L_0x555569130910 .functor AND 1, L_0x555569132c10, L_0x5555691308a0, C4<1>, C4<1>;
L_0x5555691309d0 .functor OR 1, L_0x555569130790, L_0x555569130910, C4<0>, C4<0>;
v0x5555690514b0_0 .net "A", 0 0, L_0x555569130b20;  1 drivers
v0x555569051590_0 .net "B", 0 0, L_0x555569130c50;  1 drivers
v0x555569051650_0 .net "Cin", 0 0, L_0x555569132c10;  alias, 1 drivers
v0x555569051720_0 .net "Cout", 0 0, L_0x5555691309d0;  1 drivers
v0x5555690517e0_0 .net "Sum", 0 0, L_0x555569130720;  1 drivers
v0x5555690518f0_0 .net *"_ivl_0", 0 0, L_0x5555691306b0;  1 drivers
v0x5555690519d0_0 .net *"_ivl_4", 0 0, L_0x555569130790;  1 drivers
v0x555569051ab0_0 .net *"_ivl_6", 0 0, L_0x5555691308a0;  1 drivers
v0x555569051b90_0 .net *"_ivl_8", 0 0, L_0x555569130910;  1 drivers
S_0x555569051da0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x555569050f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569130d80 .functor XOR 1, L_0x5555691311f0, L_0x555569131320, C4<0>, C4<0>;
L_0x555569130df0 .functor XOR 1, L_0x555569130d80, L_0x555569131450, C4<0>, C4<0>;
L_0x555569130e60 .functor AND 1, L_0x5555691311f0, L_0x555569131320, C4<1>, C4<1>;
L_0x555569130f20 .functor XOR 1, L_0x5555691311f0, L_0x555569131320, C4<0>, C4<0>;
L_0x555569130f90 .functor AND 1, L_0x555569131450, L_0x555569130f20, C4<1>, C4<1>;
L_0x5555691310a0 .functor OR 1, L_0x555569130e60, L_0x555569130f90, C4<0>, C4<0>;
v0x555569052000_0 .net "A", 0 0, L_0x5555691311f0;  1 drivers
v0x5555690520c0_0 .net "B", 0 0, L_0x555569131320;  1 drivers
v0x555569052180_0 .net "Cin", 0 0, L_0x555569131450;  1 drivers
v0x555569052250_0 .net "Cout", 0 0, L_0x5555691310a0;  1 drivers
v0x555569052310_0 .net "Sum", 0 0, L_0x555569130df0;  1 drivers
v0x555569052420_0 .net *"_ivl_0", 0 0, L_0x555569130d80;  1 drivers
v0x555569052500_0 .net *"_ivl_4", 0 0, L_0x555569130e60;  1 drivers
v0x5555690525e0_0 .net *"_ivl_6", 0 0, L_0x555569130f20;  1 drivers
v0x5555690526c0_0 .net *"_ivl_8", 0 0, L_0x555569130f90;  1 drivers
S_0x5555690528d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x555569050f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x5555691314f0 .functor XOR 1, L_0x555569131a00, L_0x555569131b70, C4<0>, C4<0>;
L_0x555569131560 .functor XOR 1, L_0x5555691314f0, L_0x555569131ca0, C4<0>, C4<0>;
L_0x555569131620 .functor AND 1, L_0x555569131a00, L_0x555569131b70, C4<1>, C4<1>;
L_0x555569131730 .functor XOR 1, L_0x555569131a00, L_0x555569131b70, C4<0>, C4<0>;
L_0x5555691317a0 .functor AND 1, L_0x555569131ca0, L_0x555569131730, C4<1>, C4<1>;
L_0x5555691318b0 .functor OR 1, L_0x555569131620, L_0x5555691317a0, C4<0>, C4<0>;
v0x555569052b40_0 .net "A", 0 0, L_0x555569131a00;  1 drivers
v0x555569052c00_0 .net "B", 0 0, L_0x555569131b70;  1 drivers
v0x555569052cc0_0 .net "Cin", 0 0, L_0x555569131ca0;  1 drivers
v0x555569052d90_0 .net "Cout", 0 0, L_0x5555691318b0;  1 drivers
v0x555569052e50_0 .net "Sum", 0 0, L_0x555569131560;  1 drivers
v0x555569052f60_0 .net *"_ivl_0", 0 0, L_0x5555691314f0;  1 drivers
v0x555569053040_0 .net *"_ivl_4", 0 0, L_0x555569131620;  1 drivers
v0x555569053120_0 .net *"_ivl_6", 0 0, L_0x555569131730;  1 drivers
v0x555569053200_0 .net *"_ivl_8", 0 0, L_0x5555691317a0;  1 drivers
S_0x555569053410 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x555569050f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x555569131ed0 .functor XOR 1, L_0x5555691323e0, L_0x5555691325a0, C4<0>, C4<0>;
L_0x555569131f40 .functor XOR 1, L_0x555569131ed0, L_0x555569132760, C4<0>, C4<0>;
L_0x555569132000 .functor AND 1, L_0x5555691323e0, L_0x5555691325a0, C4<1>, C4<1>;
L_0x555569132110 .functor XOR 1, L_0x5555691323e0, L_0x5555691325a0, C4<0>, C4<0>;
L_0x555569132180 .functor AND 1, L_0x555569132760, L_0x555569132110, C4<1>, C4<1>;
L_0x555569132290 .functor OR 1, L_0x555569132000, L_0x555569132180, C4<0>, C4<0>;
v0x555569053650_0 .net "A", 0 0, L_0x5555691323e0;  1 drivers
v0x555569053730_0 .net "B", 0 0, L_0x5555691325a0;  1 drivers
v0x5555690537f0_0 .net "Cin", 0 0, L_0x555569132760;  1 drivers
v0x5555690538c0_0 .net "Cout", 0 0, L_0x555569132290;  alias, 1 drivers
v0x555569053980_0 .net "Sum", 0 0, L_0x555569131f40;  1 drivers
v0x555569053a90_0 .net *"_ivl_0", 0 0, L_0x555569131ed0;  1 drivers
v0x555569053b70_0 .net *"_ivl_4", 0 0, L_0x555569132000;  1 drivers
v0x555569053c50_0 .net *"_ivl_6", 0 0, L_0x555569132110;  1 drivers
v0x555569053d30_0 .net *"_ivl_8", 0 0, L_0x555569132180;  1 drivers
S_0x555569057c60 .scope module, "u_stage_mem" "stage_mem" 13 424, 30 1 0, S_0x555568d12130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_alu_result";
    .port_info 3 /INPUT 32 "i_store_data";
    .port_info 4 /INPUT 1 "i_mem_write";
    .port_info 5 /INPUT 1 "i_mem_read";
    .port_info 6 /INPUT 3 "i_funct3";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 32 "i_io_sw";
    .port_info 11 /OUTPUT 32 "o_io_ledr";
    .port_info 12 /OUTPUT 32 "o_io_ledg";
    .port_info 13 /OUTPUT 7 "o_io_hex0";
    .port_info 14 /OUTPUT 7 "o_io_hex1";
    .port_info 15 /OUTPUT 7 "o_io_hex2";
    .port_info 16 /OUTPUT 7 "o_io_hex3";
    .port_info 17 /OUTPUT 7 "o_io_hex4";
    .port_info 18 /OUTPUT 7 "o_io_hex5";
    .port_info 19 /OUTPUT 7 "o_io_hex6";
    .port_info 20 /OUTPUT 7 "o_io_hex7";
    .port_info 21 /OUTPUT 32 "o_io_lcd";
    .port_info 22 /OUTPUT 32 "o_dmem_rdata";
    .port_info 23 /OUTPUT 32 "o_io_rdata";
    .port_info 24 /OUTPUT 1 "o_mem_stall_req";
enum0x5555686c52a0 .enum4 (2)
   "IDLE" 2'b00,
   "ACCESS_2_READ" 2'b01,
   "ACCESS_2_WRITE" 2'b10
 ;
L_0x5555691bb7a0 .functor AND 1, v0x555568d0a650_0, L_0x5555691bb700, C4<1>, C4<1>;
L_0x5555691bb8b0 .functor AND 1, L_0x5555691bb7a0, L_0x5555691bb810, C4<1>, C4<1>;
L_0x5555691bb9c0 .functor AND 1, L_0x5555691bb8b0, v0x555568d09630_0, C4<1>, C4<1>;
L_0x5555691bc420 .functor OR 1, v0x555568d09630_0, v0x555569060cb0_0, C4<0>, C4<0>;
L_0x5555691bcf20 .functor OR 1, L_0x5555691bccf0, L_0x5555691bce30, C4<0>, C4<0>;
L_0x5555691bdb60 .functor BUFZ 32, v0x55556905c2c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691bdc20 .functor BUFZ 32, v0x55556905c190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555691bdce0 .functor BUFZ 32, v0x55556905c0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556905d120_0 .net *"_ivl_1", 0 0, L_0x5555691bb700;  1 drivers
L_0x7f38a6a75150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556905d200_0 .net/2u *"_ivl_10", 1 0, L_0x7f38a6a75150;  1 drivers
v0x55556905d2e0_0 .net *"_ivl_12", 0 0, L_0x5555691bba80;  1 drivers
L_0x7f38a6a75348 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55556905d380_0 .net/2u *"_ivl_18", 1 0, L_0x7f38a6a75348;  1 drivers
v0x55556905d460_0 .net *"_ivl_20", 0 0, L_0x5555691bccf0;  1 drivers
L_0x7f38a6a75390 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55556905d570_0 .net/2u *"_ivl_22", 1 0, L_0x7f38a6a75390;  1 drivers
v0x55556905d650_0 .net *"_ivl_24", 0 0, L_0x5555691bce30;  1 drivers
v0x55556905d710_0 .net *"_ivl_27", 0 0, L_0x5555691bcf20;  1 drivers
v0x55556905d7d0_0 .net *"_ivl_29", 29 0, L_0x5555691bd030;  1 drivers
v0x55556905d8b0_0 .net *"_ivl_3", 0 0, L_0x5555691bb7a0;  1 drivers
L_0x7f38a6a753d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556905d970_0 .net/2u *"_ivl_30", 1 0, L_0x7f38a6a753d8;  1 drivers
v0x55556905da50_0 .net *"_ivl_32", 31 0, L_0x5555691bd120;  1 drivers
v0x55556905db30_0 .net *"_ivl_35", 29 0, L_0x5555691bd2b0;  1 drivers
L_0x7f38a6a75420 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556905dc10_0 .net/2u *"_ivl_36", 1 0, L_0x7f38a6a75420;  1 drivers
v0x55556905dcf0_0 .net *"_ivl_38", 31 0, L_0x5555691bd350;  1 drivers
v0x55556905ddd0_0 .net *"_ivl_5", 0 0, L_0x5555691bb810;  1 drivers
v0x55556905de90_0 .net *"_ivl_7", 0 0, L_0x5555691bb8b0;  1 drivers
v0x55556905e060_0 .net "b_io_hexh", 31 0, v0x55556905bf10_0;  1 drivers
v0x55556905e120_0 .net "b_io_hexl", 31 0, v0x55556905bff0_0;  1 drivers
v0x55556905e1c0_0 .net "b_io_lcd", 31 0, v0x55556905c0b0_0;  1 drivers
v0x55556905e260_0 .net "b_io_ledg", 31 0, v0x55556905c190_0;  1 drivers
v0x55556905e330_0 .net "b_io_ledr", 31 0, v0x55556905c2c0_0;  1 drivers
v0x55556905e400_0 .net "b_io_sw", 31 0, v0x5555690598a0_0;  1 drivers
v0x55556905e4d0_0 .net "dmem_address", 31 0, L_0x5555691bd490;  1 drivers
v0x55556905e590_0 .var "dmem_byte_enable", 3 0;
v0x55556905e680_0 .net "dmem_read_data", 31 0, L_0x5555691bd8a0;  1 drivers
v0x55556905e750_0 .var "dmem_write_data", 31 0;
v0x55556905e820_0 .net "effective_address", 31 0, L_0x5555691bbb70;  1 drivers
v0x55556905e8f0_0 .net "f_dmem_valid", 0 0, L_0x5555691bbd50;  1 drivers
v0x55556905e9c0_0 .net "f_dmem_valid_current", 0 0, L_0x5555691bc580;  1 drivers
v0x55556905ea90_0 .net "f_dmem_wren", 0 0, L_0x5555691bc360;  1 drivers
v0x55556905eb60_0 .net "f_dmem_wren_unused", 0 0, L_0x5555691bcc30;  1 drivers
v0x55556905ec30_0 .net "f_io_valid", 0 0, L_0x5555691bc250;  1 drivers
v0x55556905eee0_0 .net "f_io_valid_unused", 0 0, L_0x5555691bcad0;  1 drivers
v0x55556905ef80_0 .var "first_word_buffer", 31 0;
v0x55556905f020_0 .net "i_alu_result", 31 0, v0x555568d0b780_0;  alias, 1 drivers
v0x55556905f0c0_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x55556905f160_0 .net "i_ctrl_bubble", 0 0, v0x555568d0b860_0;  alias, 1 drivers
v0x55556905f200_0 .net "i_ctrl_kill", 0 0, v0x555568d09e20_0;  alias, 1 drivers
v0x55556905f2a0_0 .net "i_ctrl_valid", 0 0, v0x555568d0a650_0;  alias, 1 drivers
v0x55556905f3d0_0 .net "i_funct3", 2 0, v0x555568d0c7a0_0;  alias, 1 drivers
v0x55556905f470_0 .net "i_io_sw", 31 0, L_0x5555691bf5a0;  alias, 1 drivers
v0x55556905f540_0 .net "i_mem_read", 0 0, v0x555568d09ee0_0;  alias, 1 drivers
v0x55556905f5e0_0 .net "i_mem_write", 0 0, v0x555568d09630_0;  alias, 1 drivers
v0x55556905f680_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x55556905f720_0 .net "i_store_data", 31 0, v0x555568d07c00_0;  alias, 1 drivers
v0x55556905f7c0_0 .var "io_rdata_comb", 31 0;
v0x55556905f880_0 .net "lsu_store_en", 0 0, L_0x5555691bb9c0;  1 drivers
v0x55556905f940_0 .var "misaligned_access", 0 0;
v0x55556905fa00_0 .var "next_state", 1 0;
v0x55556905fae0_0 .var "o_dmem_rdata", 31 0;
v0x55556905fbc0_0 .net "o_io_hex0", 6 0, L_0x5555691bddf0;  alias, 1 drivers
v0x55556905fca0_0 .net "o_io_hex1", 6 0, L_0x5555691bdee0;  alias, 1 drivers
v0x55556905fd80_0 .net "o_io_hex2", 6 0, L_0x5555691bdf80;  alias, 1 drivers
v0x55556905fe60_0 .net "o_io_hex3", 6 0, L_0x5555691be0b0;  alias, 1 drivers
v0x55556905ff40_0 .net "o_io_hex4", 6 0, L_0x5555691be1e0;  alias, 1 drivers
v0x555569060020_0 .net "o_io_hex5", 6 0, L_0x5555691be280;  alias, 1 drivers
v0x555569060100_0 .net "o_io_hex6", 6 0, L_0x5555691be3c0;  alias, 1 drivers
v0x5555690601e0_0 .net "o_io_hex7", 6 0, L_0x5555691be460;  alias, 1 drivers
v0x5555690602c0_0 .net "o_io_lcd", 31 0, L_0x5555691bdce0;  alias, 1 drivers
v0x5555690603a0_0 .net "o_io_ledg", 31 0, L_0x5555691bdc20;  alias, 1 drivers
v0x555569060480_0 .net "o_io_ledr", 31 0, L_0x5555691bdb60;  alias, 1 drivers
v0x555569060560_0 .var "o_io_rdata", 31 0;
v0x555569060640_0 .var "o_mem_stall_req", 0 0;
v0x5555690606e0_0 .var "saved_alu_result", 31 0;
v0x555569060bd0_0 .var "saved_funct3", 2 0;
v0x555569060cb0_0 .var "saved_mem_write", 0 0;
v0x555569060d70_0 .var "saved_offset", 1 0;
v0x555569060e50_0 .var "saved_store_data", 31 0;
v0x555569060f30_0 .var "state", 1 0;
E_0x555568e7c1a0/0 .event anyedge, v0x55556905a820_0, v0x555568d0b780_0, v0x5555690598a0_0, v0x55556905c2c0_0;
E_0x555568e7c1a0/1 .event anyedge, v0x55556905c190_0, v0x55556905bff0_0, v0x55556905bf10_0, v0x55556905c0b0_0;
E_0x555568e7c1a0 .event/or E_0x555568e7c1a0/0, E_0x555568e7c1a0/1;
E_0x555568f19970/0 .event anyedge, v0x555569060f30_0, v0x555569060bd0_0, v0x555569060d70_0, v0x555569059350_0;
E_0x555568f19970/1 .event anyedge, v0x55556905ef80_0;
E_0x555568f19970 .event/or E_0x555568f19970/0, E_0x555568f19970/1;
E_0x5555690581c0/0 .event anyedge, v0x555568d07c00_0, v0x55556905f880_0, v0x55556905a760_0, v0x55556905f940_0;
E_0x5555690581c0/1 .event anyedge, v0x555569060f30_0, v0x555568d0c7a0_0, v0x555568d0b780_0, v0x555568d09630_0;
E_0x5555690581c0/2 .event anyedge, v0x555568d0a650_0, v0x555569060bd0_0, v0x555569060d70_0, v0x555569060e50_0;
E_0x5555690581c0 .event/or E_0x5555690581c0/0, E_0x5555690581c0/1, E_0x5555690581c0/2;
E_0x555569058270/0 .event anyedge, v0x555569060f30_0, v0x555568d0a650_0, v0x555568d0b860_0, v0x555568d09e20_0;
E_0x555569058270/1 .event anyedge, v0x55556905f940_0, v0x555568d09ee0_0, v0x555568d09630_0;
E_0x555569058270 .event/or E_0x555569058270/0, E_0x555569058270/1;
E_0x555569058320 .event anyedge, v0x555569060f30_0, v0x55556905b4a0_0, v0x555568d0c7a0_0, v0x555568d0b780_0;
L_0x5555691bb700 .reduce/nor v0x555568d0b860_0;
L_0x5555691bb810 .reduce/nor v0x555568d09e20_0;
L_0x5555691bba80 .cmp/eq 2, v0x555569060f30_0, L_0x7f38a6a75150;
L_0x5555691bbb70 .functor MUXZ 32, v0x5555690606e0_0, v0x555568d0b780_0, L_0x5555691bba80, C4<>;
L_0x5555691bccf0 .cmp/eq 2, v0x555569060f30_0, L_0x7f38a6a75348;
L_0x5555691bce30 .cmp/eq 2, v0x555569060f30_0, L_0x7f38a6a75390;
L_0x5555691bd030 .part v0x5555690606e0_0, 2, 30;
L_0x5555691bd120 .concat [ 2 30 0 0], L_0x7f38a6a753d8, L_0x5555691bd030;
L_0x5555691bd2b0 .part v0x555568d0b780_0, 2, 30;
L_0x5555691bd350 .concat [ 2 30 0 0], L_0x7f38a6a75420, L_0x5555691bd2b0;
L_0x5555691bd490 .functor MUXZ 32, L_0x5555691bd350, L_0x5555691bd120, L_0x5555691bcf20, C4<>;
L_0x5555691bd9b0 .part L_0x5555691bd490, 0, 16;
L_0x5555691bddf0 .part v0x55556905bff0_0, 0, 7;
L_0x5555691bdee0 .part v0x55556905bff0_0, 8, 7;
L_0x5555691bdf80 .part v0x55556905bff0_0, 16, 7;
L_0x5555691be0b0 .part v0x55556905bff0_0, 24, 7;
L_0x5555691be1e0 .part v0x55556905bf10_0, 0, 7;
L_0x5555691be280 .part v0x55556905bf10_0, 8, 7;
L_0x5555691be3c0 .part v0x55556905bf10_0, 16, 7;
L_0x5555691be460 .part v0x55556905bf10_0, 24, 7;
S_0x555569058390 .scope module, "dmem_inst" "dmem" 30 245, 5 7 0, S_0x555569057c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 4 "wren";
    .port_info 5 /OUTPUT 32 "q";
P_0x555569058590 .param/l "DEPTH" 1 5 16, +C4<00000000000000000100000000000000>;
L_0x5555691bd8a0 .functor BUFZ 32, L_0x5555691bd670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555569058a70_0 .net *"_ivl_2", 31 0, L_0x5555691bd670;  1 drivers
v0x555569058b70_0 .net *"_ivl_4", 15 0, L_0x5555691bd710;  1 drivers
L_0x7f38a6a75468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555569058c50_0 .net *"_ivl_7", 1 0, L_0x7f38a6a75468;  1 drivers
v0x555569058d40_0 .net "address", 15 0, L_0x5555691bd9b0;  1 drivers
v0x555569058e20_0 .net "data", 31 0, v0x55556905e750_0;  1 drivers
v0x555569058f50_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555569059100_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x5555690591a0 .array "mem", 16383 0, 31 0;
v0x555569059350_0 .net "q", 31 0, L_0x5555691bd8a0;  alias, 1 drivers
v0x555569059430_0 .net "word_addr", 13 0, L_0x5555691bd5d0;  1 drivers
v0x555569059510_0 .net "wren", 3 0, v0x55556905e590_0;  1 drivers
L_0x5555691bd5d0 .part L_0x5555691bd9b0, 2, 14;
L_0x5555691bd670 .array/port v0x5555690591a0, L_0x5555691bd710;
L_0x5555691bd710 .concat [ 14 2 0 0], L_0x5555691bd5d0, L_0x7f38a6a75468;
S_0x555569058770 .scope begin, "$unm_blk_151" "$unm_blk_151" 5 26, 5 26 0, S_0x555569058390;
 .timescale 0 0;
v0x555569058970_0 .var/i "i", 31 0;
S_0x5555690596f0 .scope module, "u_in_buf" "input_buffer" 30 270, 6 6 0, S_0x555569057c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "b_io_sw";
v0x5555690598a0_0 .var "b_io_sw", 31 0;
v0x555569059980_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x555569059a40_0 .net "i_io_sw", 31 0, L_0x5555691bf5a0;  alias, 1 drivers
v0x555569059b10_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
S_0x555569059d70 .scope module, "u_mux" "input_mux" 30 78, 8 6 0, S_0x555569057c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x5555691bc250 .functor OR 1, L_0x5555691bbf80, L_0x5555691bc110, C4<0>, C4<0>;
L_0x5555691bc360 .functor AND 1, L_0x5555691bc420, L_0x5555691bbd50, C4<1>, C4<1>;
v0x555569059f80_0 .net *"_ivl_1", 16 0, L_0x5555691bbcb0;  1 drivers
v0x55556905a060_0 .net *"_ivl_10", 0 0, L_0x5555691bbf80;  1 drivers
v0x55556905a120_0 .net *"_ivl_13", 15 0, L_0x5555691bc070;  1 drivers
L_0x7f38a6a75228 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x55556905a210_0 .net/2u *"_ivl_14", 15 0, L_0x7f38a6a75228;  1 drivers
v0x55556905a2f0_0 .net *"_ivl_16", 0 0, L_0x5555691bc110;  1 drivers
L_0x7f38a6a75198 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556905a400_0 .net/2u *"_ivl_2", 16 0, L_0x7f38a6a75198;  1 drivers
v0x55556905a4e0_0 .net *"_ivl_7", 15 0, L_0x5555691bbee0;  1 drivers
L_0x7f38a6a751e0 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556905a5c0_0 .net/2u *"_ivl_8", 15 0, L_0x7f38a6a751e0;  1 drivers
v0x55556905a6a0_0 .net "f_dmem_valid", 0 0, L_0x5555691bbd50;  alias, 1 drivers
v0x55556905a760_0 .net "f_dmem_wren", 0 0, L_0x5555691bc360;  alias, 1 drivers
v0x55556905a820_0 .net "f_io_valid", 0 0, L_0x5555691bc250;  alias, 1 drivers
v0x55556905a8e0_0 .net "i_lsu_addr", 31 0, L_0x5555691bbb70;  alias, 1 drivers
v0x55556905a9c0_0 .net "i_lsu_wren", 0 0, L_0x5555691bc420;  1 drivers
L_0x5555691bbcb0 .part L_0x5555691bbb70, 15, 17;
L_0x5555691bbd50 .cmp/eq 17, L_0x5555691bbcb0, L_0x7f38a6a75198;
L_0x5555691bbee0 .part L_0x5555691bbb70, 16, 16;
L_0x5555691bbf80 .cmp/eq 16, L_0x5555691bbee0, L_0x7f38a6a751e0;
L_0x5555691bc070 .part L_0x5555691bbb70, 16, 16;
L_0x5555691bc110 .cmp/eq 16, L_0x5555691bc070, L_0x7f38a6a75228;
S_0x55556905ab20 .scope module, "u_mux_check" "input_mux" 30 87, 8 6 0, S_0x555569057c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x5555691bcad0 .functor OR 1, L_0x5555691bc7b0, L_0x5555691bc990, C4<0>, C4<0>;
L_0x5555691bcc30 .functor AND 1, v0x555568d09630_0, L_0x5555691bc580, C4<1>, C4<1>;
v0x55556905ad60_0 .net *"_ivl_1", 16 0, L_0x5555691bc4e0;  1 drivers
v0x55556905ae60_0 .net *"_ivl_10", 0 0, L_0x5555691bc7b0;  1 drivers
v0x55556905af20_0 .net *"_ivl_13", 15 0, L_0x5555691bc8f0;  1 drivers
L_0x7f38a6a75300 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x55556905b010_0 .net/2u *"_ivl_14", 15 0, L_0x7f38a6a75300;  1 drivers
v0x55556905b0f0_0 .net *"_ivl_16", 0 0, L_0x5555691bc990;  1 drivers
L_0x7f38a6a75270 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556905b200_0 .net/2u *"_ivl_2", 16 0, L_0x7f38a6a75270;  1 drivers
v0x55556905b2e0_0 .net *"_ivl_7", 15 0, L_0x5555691bc710;  1 drivers
L_0x7f38a6a752b8 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556905b3c0_0 .net/2u *"_ivl_8", 15 0, L_0x7f38a6a752b8;  1 drivers
v0x55556905b4a0_0 .net "f_dmem_valid", 0 0, L_0x5555691bc580;  alias, 1 drivers
v0x55556905b5f0_0 .net "f_dmem_wren", 0 0, L_0x5555691bcc30;  alias, 1 drivers
v0x55556905b6b0_0 .net "f_io_valid", 0 0, L_0x5555691bcad0;  alias, 1 drivers
v0x55556905b770_0 .net "i_lsu_addr", 31 0, v0x555568d0b780_0;  alias, 1 drivers
v0x55556905b8c0_0 .net "i_lsu_wren", 0 0, v0x555568d09630_0;  alias, 1 drivers
L_0x5555691bc4e0 .part v0x555568d0b780_0, 15, 17;
L_0x5555691bc580 .cmp/eq 17, L_0x5555691bc4e0, L_0x7f38a6a75270;
L_0x5555691bc710 .part v0x555568d0b780_0, 16, 16;
L_0x5555691bc7b0 .cmp/eq 16, L_0x5555691bc710, L_0x7f38a6a752b8;
L_0x5555691bc8f0 .part v0x555568d0b780_0, 16, 16;
L_0x5555691bc990 .cmp/eq 16, L_0x5555691bc8f0, L_0x7f38a6a75300;
S_0x55556905ba10 .scope module, "u_out_buf" "output_buffer" 30 278, 7 7 0, S_0x555569057c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_st_data";
    .port_info 3 /INPUT 32 "i_io_addr";
    .port_info 4 /INPUT 3 "i_funct3";
    .port_info 5 /INPUT 1 "i_mem_write";
    .port_info 6 /INPUT 1 "i_io_valid";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "b_io_ledr";
    .port_info 11 /OUTPUT 32 "b_io_ledg";
    .port_info 12 /OUTPUT 32 "b_io_hexl";
    .port_info 13 /OUTPUT 32 "b_io_hexh";
    .port_info 14 /OUTPUT 32 "b_io_lcd";
v0x55556905be10_0 .var "addr_offset_comb", 1 0;
v0x55556905bf10_0 .var "b_io_hexh", 31 0;
v0x55556905bff0_0 .var "b_io_hexl", 31 0;
v0x55556905c0b0_0 .var "b_io_lcd", 31 0;
v0x55556905c190_0 .var "b_io_ledg", 31 0;
v0x55556905c2c0_0 .var "b_io_ledr", 31 0;
v0x55556905c3a0_0 .net "i_clk", 0 0, v0x555569069a20_0;  alias, 1 drivers
v0x55556905c440_0 .net "i_ctrl_bubble", 0 0, v0x555568d0b860_0;  alias, 1 drivers
v0x55556905c4e0_0 .net "i_ctrl_kill", 0 0, v0x555568d09e20_0;  alias, 1 drivers
v0x55556905c610_0 .net "i_ctrl_valid", 0 0, v0x555568d0a650_0;  alias, 1 drivers
v0x55556905c6b0_0 .net "i_funct3", 2 0, v0x555568d0c7a0_0;  alias, 1 drivers
v0x55556905c7c0_0 .net "i_io_addr", 31 0, v0x555568d0b780_0;  alias, 1 drivers
v0x55556905c880_0 .net "i_io_valid", 0 0, L_0x5555691bc250;  alias, 1 drivers
v0x55556905c920_0 .net "i_mem_write", 0 0, v0x555568d09630_0;  alias, 1 drivers
v0x55556905ca10_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x55556905cab0_0 .net "i_st_data", 31 0, v0x555568d07c00_0;  alias, 1 drivers
v0x55556905cb50_0 .var "io_write_enable_comb", 0 0;
v0x55556905cd00_0 .var "write_data_comb", 31 0;
v0x55556905cde0_0 .var "write_mask_comb", 31 0;
E_0x555569058660/0 .event anyedge, v0x555568d09630_0, v0x55556905a820_0, v0x555568d0a650_0, v0x555568d0b860_0;
E_0x555569058660/1 .event anyedge, v0x555568d09e20_0, v0x555568d0b780_0, v0x55556905cb50_0, v0x555568d0c7a0_0;
E_0x555569058660/2 .event anyedge, v0x55556905be10_0, v0x555568d07c00_0;
E_0x555569058660 .event/or E_0x555569058660/0, E_0x555569058660/1, E_0x555569058660/2;
S_0x555569069590 .scope module, "u_clkdiv" "clock_10M" 32 17, 33 7 0, S_0x555568f8f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk50";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /OUTPUT 1 "o_clk";
v0x5555690697c0_0 .net "clk50", 0 0, o0x7f38a6ad4f08;  alias, 0 drivers
v0x5555690698a0_0 .var "count", 2 0;
v0x555569069980_0 .net "i_reset", 0 0, L_0x55556911f060;  alias, 1 drivers
v0x555569069a20_0 .var "o_clk", 0 0;
E_0x555569069740/0 .event negedge, v0x555568d0dd80_0;
E_0x555569069740/1 .event posedge, v0x5555690697c0_0;
E_0x555569069740 .event/or E_0x555569069740/0, E_0x555569069740/1;
    .scope S_0x555568cb04c0;
T_0 ;
    %wait E_0x555568438ba0;
    %load/vec4 v0x5555688d3d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555688cde10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5555688e3230_0;
    %assign/vec4 v0x5555688cde10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555568c90c10;
T_1 ;
    %wait E_0x555568d54240;
    %load/vec4 v0x555568c4cf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568c4bd60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555568c4ccb0_0;
    %assign/vec4 v0x555568c4bd60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555568c96c80;
T_2 ;
    %wait E_0x555568d540f0;
    %load/vec4 v0x555568fa1340_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_2.3, 11;
    %load/vec4 v0x555568fb0190_0;
    %and;
T_2.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.2, 10;
    %load/vec4 v0x555568c4a790_0;
    %and;
T_2.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.1, 9;
    %load/vec4 v0x555568c4f650_0;
    %nor/r;
    %and;
T_2.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x555568c4fe40_0;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x555568cc5990_0, 0, 1;
    %load/vec4 v0x555568ce9ef0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x555568c33020_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568ce94e0_0, 0, 32;
    %load/vec4 v0x555568cc5990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x555568c4acc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568ce94e0_0, 0, 32;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x555568c33020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568ce94e0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555568cc7fd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568ce94e0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555568cc7fd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x555568ce94e0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555568cc7fd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555568ce94e0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %load/vec4 v0x555568cc7fd0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x555568ce94e0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x555568c33020_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555568cc7fd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568ce94e0_0, 0, 32;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %load/vec4 v0x555568cc7fd0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555568ce94e0_0, 0, 32;
T_2.18 ;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555568ce9700_0, 0, 32;
    %load/vec4 v0x555568cc7fd0_0;
    %store/vec4 v0x555568ce94e0_0, 0, 32;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555568c96c80;
T_3 ;
    %wait E_0x555568d54240;
    %load/vec4 v0x555568f9aaf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568cd0070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568fb3060_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x555568c3d320_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x555568c35a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568c4bb40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555568cc5990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555568ce9ef0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x555568cd0070_0;
    %load/vec4 v0x555568ce9700_0;
    %inv;
    %and;
    %load/vec4 v0x555568ce94e0_0;
    %load/vec4 v0x555568ce9700_0;
    %and;
    %or;
    %assign/vec4 v0x555568cd0070_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x555568fb3060_0;
    %load/vec4 v0x555568ce9700_0;
    %inv;
    %and;
    %load/vec4 v0x555568ce94e0_0;
    %load/vec4 v0x555568ce9700_0;
    %and;
    %or;
    %assign/vec4 v0x555568fb3060_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x555568c3d320_0;
    %load/vec4 v0x555568ce9700_0;
    %inv;
    %and;
    %load/vec4 v0x555568ce94e0_0;
    %load/vec4 v0x555568ce9700_0;
    %and;
    %or;
    %assign/vec4 v0x555568c3d320_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x555568c35a40_0;
    %load/vec4 v0x555568ce9700_0;
    %inv;
    %and;
    %load/vec4 v0x555568ce94e0_0;
    %load/vec4 v0x555568ce9700_0;
    %and;
    %or;
    %assign/vec4 v0x555568c35a40_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x555568c4bb40_0;
    %load/vec4 v0x555568ce9700_0;
    %inv;
    %and;
    %load/vec4 v0x555568ce94e0_0;
    %load/vec4 v0x555568ce9700_0;
    %and;
    %or;
    %assign/vec4 v0x555568c4bb40_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555568f92540;
T_4 ;
    %fork t_1, S_0x555568cad900;
    %jmp t_0;
    .scope S_0x555568cad900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568c7d520_0, 0, 32;
T_4.0 ; Top of for-loop
    %load/vec4 v0x555568c7d520_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555568c7d520_0;
    %store/vec4a v0x555568975950, 4, 0;
T_4.2 ; for-loop step statement
    %load/vec4 v0x555568c7d520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555568c7d520_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x555568f92540;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0x555568f92540;
T_5 ;
    %wait E_0x555568d54240;
    %load/vec4 v0x555568c3d540_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x555568c27ea0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555568977000_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568975950, 0, 4;
T_5.0 ;
    %load/vec4 v0x555568c3d540_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555568c27ea0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x555568977000_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568975950, 4, 5;
T_5.2 ;
    %load/vec4 v0x555568c3d540_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x555568c27ea0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555568977000_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568975950, 4, 5;
T_5.4 ;
    %load/vec4 v0x555568c3d540_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x555568c27ea0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555568977000_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568975950, 4, 5;
T_5.6 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555568c9c250;
T_6 ;
    %wait E_0x555568d307f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568f53040_0, 0, 32;
    %load/vec4 v0x555568c7a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x555568f0f690_0;
    %store/vec4 v0x555568f53040_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555568c85b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555568db58f0_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x555568de2bf0_0;
    %store/vec4 v0x555568f53040_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x555568db58f0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568f53040_0, 0, 32;
    %jmp T_6.12;
T_6.6 ;
    %load/vec4 v0x555568dd7bb0_0;
    %store/vec4 v0x555568f53040_0, 0, 32;
    %jmp T_6.12;
T_6.7 ;
    %load/vec4 v0x555568dcc570_0;
    %store/vec4 v0x555568f53040_0, 0, 32;
    %jmp T_6.12;
T_6.8 ;
    %load/vec4 v0x555568c9c790_0;
    %store/vec4 v0x555568f53040_0, 0, 32;
    %jmp T_6.12;
T_6.9 ;
    %load/vec4 v0x555568fbd830_0;
    %store/vec4 v0x555568f53040_0, 0, 32;
    %jmp T_6.12;
T_6.10 ;
    %load/vec4 v0x555568dc0f30_0;
    %store/vec4 v0x555568f53040_0, 0, 32;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555568cb2ed0;
T_7 ;
    %wait E_0x555568d63f10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568afbba0_0, 0, 1;
    %load/vec4 v0x555568a42bb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568afbba0_0, 0, 1;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x555568b1de60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x555568afbba0_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x555568b1de60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x555568afbba0_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x555568b1de60_0;
    %parti/s 2, 0, 2;
    %or/r;
    %store/vec4 v0x555568afbba0_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555568cb2ed0;
T_8 ;
    %wait E_0x555568fc0f60;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568a6feb0_0, 0, 4;
    %load/vec4 v0x555568beb940_0;
    %store/vec4 v0x555568911b50_0, 0, 32;
    %load/vec4 v0x555568a59830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x555568afbba0_0;
    %nor/r;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x555568a42bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568a6feb0_0, 0, 4;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x555568b1de60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555568a6feb0_0, 0, 4;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555568a6feb0_0, 0, 4;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555568a6feb0_0, 0, 4;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555568a6feb0_0, 0, 4;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %load/vec4 v0x555568beb940_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v0x555568911b50_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x555568b1de60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0x555568b1de60_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %jmp T_8.17;
T_8.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555568a6feb0_0, 0, 4;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555568a6feb0_0, 0, 4;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %load/vec4 v0x555568beb940_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v0x555568911b50_0, 0, 32;
T_8.13 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x555568b1de60_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555568a6feb0_0, 0, 4;
    %load/vec4 v0x555568beb940_0;
    %store/vec4 v0x555568911b50_0, 0, 32;
T_8.18 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555568cb2ed0;
T_9 ;
    %wait E_0x5555683efa00;
    %load/vec4 v0x555568b1de60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x555568906510_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555568ac38a0_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x555568906510_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555568ac38a0_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x555568906510_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x555568ac38a0_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x555568906510_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x555568ac38a0_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555568cb2ed0;
T_10 ;
    %wait E_0x5555683efa00;
    %load/vec4 v0x555568b1de60_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x555568906510_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555568aceee0_0, 0, 16;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x555568906510_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x555568aceee0_0, 0, 16;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555568cb2ed0;
T_11 ;
    %wait E_0x555568438be0;
    %load/vec4 v0x555568afbba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568ab8260_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555568a42bb0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568ab8260_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x55556891d190_0;
    %store/vec4 v0x555568ab8260_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x5555689287d0_0;
    %store/vec4 v0x555568ab8260_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x555568906510_0;
    %store/vec4 v0x555568ab8260_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555568c749c0;
T_12 ;
    %wait E_0x555568cf8ba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568cd5400_0, 0, 1;
    %load/vec4 v0x55556896b4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x55556896bc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x555568d67610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x5555686df3a0_0;
    %load/vec4 v0x55556896bc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/1 T_12.5, 8;
    %load/vec4 v0x555568cdff10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v0x555568e58f10_0;
    %load/vec4 v0x55556896bc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.5;
    %jmp/0xz  T_12.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555568cd5400_0, 0, 1;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555568c749c0;
T_13 ;
    %wait E_0x555568d08870;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568cd4c90_0, 0, 1;
    %load/vec4 v0x5555688f0160_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x555568c2eb30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55556896a5c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.5, 9;
    %load/vec4 v0x55556896ad30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.3, 8;
    %load/vec4 v0x555568d67610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v0x5555686df3a0_0;
    %load/vec4 v0x55556896ad30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.9;
    %flag_set/vec4 8;
    %jmp/1 T_13.8, 8;
    %load/vec4 v0x555568cdff10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.10, 10;
    %load/vec4 v0x555568e58f10_0;
    %load/vec4 v0x55556896ad30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555568cd4c90_0, 0, 1;
T_13.6 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555568c749c0;
T_14 ;
    %wait E_0x555568e6b1e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568ce3320_0, 0, 1;
    %load/vec4 v0x5555688f0160_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v0x555568c2eb30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55556896b4a0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.6, 10;
    %load/vec4 v0x555568a70b20_0;
    %and;
T_14.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.5, 9;
    %load/vec4 v0x55556896bc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %load/vec4 v0x555568d67610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x5555686df3a0_0;
    %load/vec4 v0x55556896bc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/1 T_14.9, 8;
    %load/vec4 v0x555568cdff10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.11, 10;
    %load/vec4 v0x555568e58f10_0;
    %load/vec4 v0x55556896bc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.9;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555568ce3320_0, 0, 1;
T_14.7 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x555568c8e200;
T_15 ;
    %wait E_0x555568d63dc0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568967920_0, 0, 2;
    %load/vec4 v0x55556896f020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x555568962910_0;
    %load/vec4 v0x555568964190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555568967920_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55556896f790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.5, 9;
    %load/vec4 v0x5555689662d0_0;
    %load/vec4 v0x555568964190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555568967920_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555568c8e200;
T_16 ;
    %wait E_0x555568d46170;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568968090_0, 0, 2;
    %load/vec4 v0x55556896f020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x555568962910_0;
    %load/vec4 v0x5555689647b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555568968090_0, 0, 2;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55556896f790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.5, 9;
    %load/vec4 v0x5555689662d0_0;
    %load/vec4 v0x5555689647b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555568968090_0, 0, 2;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555568c8e200;
T_17 ;
    %wait E_0x555568d46020;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568968800_0, 0, 2;
    %load/vec4 v0x55556896f020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x555568962910_0;
    %load/vec4 v0x555568964dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555568968800_0, 0, 2;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55556896f790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.5, 9;
    %load/vec4 v0x5555689662d0_0;
    %load/vec4 v0x555568964dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555568968800_0, 0, 2;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555568c8e200;
T_18 ;
    %wait E_0x555568d44500;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568968f70_0, 0, 2;
    %load/vec4 v0x55556896f020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x555568962910_0;
    %load/vec4 v0x5555689653f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555568968f70_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55556896f790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.5, 9;
    %load/vec4 v0x5555689662d0_0;
    %load/vec4 v0x5555689653f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555568968f70_0, 0, 2;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55556897a0e0;
T_19 ;
    %wait E_0x555568ac01a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568dc9fe0_0, 0, 1;
    %load/vec4 v0x555568dc6e30_0;
    %store/vec4 v0x555568dc9f40_0, 0, 32;
    %load/vec4 v0x555568dd23d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x555568dd5640, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x555568dd23d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x555568dd24b0, 4;
    %load/vec4 v0x555568dcae30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555568dc9fe0_0, 0, 1;
    %load/vec4 v0x555568dd23d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x555568dd5580, 4;
    %store/vec4 v0x555568dc9f40_0, 0, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55556897a0e0;
T_20 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568dd0f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %fork t_3, S_0x555568c11ae0;
    %jmp t_2;
    .scope S_0x555568c11ae0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568b3ef80_0, 0, 32;
T_20.2 ; Top of for-loop
    %load/vec4 v0x555568b3ef80_0;
    %cmpi/s 64, 0, 32;
	  %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x555568b3ef80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dd5640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555568b3ef80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dd24b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555568b3ef80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dd5580, 0, 4;
T_20.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555568b3ef80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555568b3ef80_0, 0, 32;
    %jmp T_20.2;
T_20.3 ; for-loop exit label
    %end;
    .scope S_0x55556897a0e0;
t_2 %join;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x555568dd6510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555568dcaf20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dd5640, 0, 4;
    %load/vec4 v0x555568dd2a60_0;
    %load/vec4 v0x555568dcaf20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dd24b0, 0, 4;
    %load/vec4 v0x555568dd2b20_0;
    %load/vec4 v0x555568dcaf20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dd5580, 0, 4;
T_20.5 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55556897a0e0;
T_21 ;
    %wait E_0x555568e5cd20;
    %load/vec4 v0x555568dd0ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x555568dcff90_0;
    %store/vec4 v0x555568dc6d90_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555568dc9fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x555568dc9f40_0;
    %store/vec4 v0x555568dc6d90_0, 0, 32;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x555568dc6e30_0;
    %store/vec4 v0x555568dc6d90_0, 0, 32;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55556897a0e0;
T_22 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568dd0f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568dcae30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x555568dcd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x555568dc6d90_0;
    %assign/vec4 v0x555568dcae30_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555568c80000;
T_23 ;
    %fork t_5, S_0x555568c82bc0;
    %jmp t_4;
    .scope S_0x555568c82bc0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568cb3e00_0, 0, 32;
T_23.0 ; Top of for-loop
    %load/vec4 v0x555568cb3e00_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_23.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x555568cb3e00_0;
    %store/vec4a v0x555568ca8860, 4, 0;
T_23.2 ; for-loop step statement
    %load/vec4 v0x555568cb3e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555568cb3e00_0, 0, 32;
    %jmp T_23.0;
T_23.1 ; for-loop exit label
    %vpi_call/w 19 29 "$readmemh", "../02_test/isa_4b.hex", v0x555568ca8860 {0 0 0};
    %end;
    .scope S_0x555568c80000;
t_4 %join;
    %end;
    .thread T_23;
    .scope S_0x555568c79f90;
T_24 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568c64660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568cbe780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568cbe9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbe5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbe510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbe940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbe6e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x555568fa24d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568cbe780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568cbe9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbe5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbe510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568cbe940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbe6e0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x555568c7a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x555568f97de0_0;
    %assign/vec4 v0x555568cbe780_0, 0;
    %load/vec4 v0x555568f9af90_0;
    %assign/vec4 v0x555568cbe9e0_0, 0;
    %load/vec4 v0x555568c7a650_0;
    %assign/vec4 v0x555568cbe5b0_0, 0;
    %load/vec4 v0x555568c645a0_0;
    %assign/vec4 v0x555568cbe510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbe940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbe6e0_0, 0;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x555568c82560;
T_25 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568debd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x555568debc10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v0x555568debff0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x555568dec090_0;
    %load/vec4 v0x555568debff0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568deac90, 0, 4;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555568c82560;
T_26 ;
    %wait E_0x555568d4e400;
    %jmp T_26;
    .thread T_26;
    .scope S_0x555568c82560;
T_27 ;
    %wait E_0x555568d4e400;
    %vpi_func 28 62 "$time" 64 {0 0 0};
    %cmpi/u 100, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_27.2, 5;
    %vpi_func 28 62 "$time" 64 {0 0 0};
    %cmpi/u 2000, 0, 64;
    %flag_get/vec4 5;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555568a5f360;
T_28 ;
    %wait E_0x555568b82a40;
    %load/vec4 v0x555568bb24c0_0;
    %store/vec4 v0x555568ba47f0_0, 0, 1;
    %load/vec4 v0x555568bafb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x555568ba4750_0;
    %store/vec4 v0x555568ba1b90_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x555568bacef0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555568bacf90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x555568bacef0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555568ba1b90_0, 0, 1;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x555568ba4750_0;
    %store/vec4 v0x555568ba1b90_0, 0, 1;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x555568b89880;
T_29 ;
    %wait E_0x555568f1c7d0;
    %load/vec4 v0x555568adfaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x555568ae26e0_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555568ae2610_0, 0, 1;
    %load/vec4 v0x555568ae26e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568ac94a0_0, 0, 1;
    %jmp T_29.9;
T_29.2 ;
    %load/vec4 v0x555568ae5020_0;
    %store/vec4 v0x555568ac94a0_0, 0, 1;
    %jmp T_29.9;
T_29.3 ;
    %load/vec4 v0x555568ae5020_0;
    %inv;
    %store/vec4 v0x555568ac94a0_0, 0, 1;
    %jmp T_29.9;
T_29.4 ;
    %load/vec4 v0x555568ae50c0_0;
    %store/vec4 v0x555568ac94a0_0, 0, 1;
    %jmp T_29.9;
T_29.5 ;
    %load/vec4 v0x555568ae50c0_0;
    %inv;
    %store/vec4 v0x555568ac94a0_0, 0, 1;
    %jmp T_29.9;
T_29.6 ;
    %load/vec4 v0x555568ae50c0_0;
    %store/vec4 v0x555568ac94a0_0, 0, 1;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x555568ae50c0_0;
    %inv;
    %store/vec4 v0x555568ac94a0_0, 0, 1;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x555568ada080_0;
    %load/vec4 v0x555568ad75d0_0;
    %or;
    %store/vec4 v0x555568ac94a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568ae2610_0, 0, 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x555568b83810;
T_30 ;
    %wait E_0x555568b71e60;
    %load/vec4 v0x555568b782a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.10;
T_30.0 ;
    %load/vec4 v0x555568b7e330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.20;
T_30.11 ;
    %load/vec4 v0x555568b781d0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_30.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.22, 8;
T_30.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_30.22, 8;
 ; End of false expr.
    %blend;
T_30.22;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.20;
T_30.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.20;
T_30.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.20;
T_30.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.20;
T_30.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.20;
T_30.16 ;
    %load/vec4 v0x555568b781d0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_30.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_30.24, 8;
T_30.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_30.24, 8;
 ; End of false expr.
    %blend;
T_30.24;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.20;
T_30.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.20;
T_30.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.20;
T_30.20 ;
    %pop/vec4 1;
    %jmp T_30.10;
T_30.1 ;
    %load/vec4 v0x555568b7e330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.34;
T_30.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.34;
T_30.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.34;
T_30.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.34;
T_30.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.34;
T_30.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.34;
T_30.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.34;
T_30.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.34;
T_30.32 ;
    %load/vec4 v0x555568b781d0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_30.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_30.36, 8;
T_30.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_30.36, 8;
 ; End of false expr.
    %blend;
T_30.36;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.34;
T_30.34 ;
    %pop/vec4 1;
    %jmp T_30.10;
T_30.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.10;
T_30.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.10;
T_30.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.10;
T_30.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.10;
T_30.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.10;
T_30.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.10;
T_30.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568b7e240_0, 0, 4;
    %jmp T_30.10;
T_30.10 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x555568b8c440;
T_31 ;
    %wait E_0x55556852fed0;
    %load/vec4 v0x555568c88480_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568c7cd60_0, 0, 32;
    %jmp T_31.9;
T_31.0 ;
    %load/vec4 v0x555568c8dc60_0;
    %store/vec4 v0x555568c7cd60_0, 0, 32;
    %jmp T_31.9;
T_31.1 ;
    %load/vec4 v0x555568c8dc60_0;
    %store/vec4 v0x555568c7cd60_0, 0, 32;
    %jmp T_31.9;
T_31.2 ;
    %load/vec4 v0x555568c8dc60_0;
    %store/vec4 v0x555568c7cd60_0, 0, 32;
    %jmp T_31.9;
T_31.3 ;
    %load/vec4 v0x555568c8b0b0_0;
    %store/vec4 v0x555568c7cd60_0, 0, 32;
    %jmp T_31.9;
T_31.4 ;
    %load/vec4 v0x555568c8dba0_0;
    %store/vec4 v0x555568c7cd60_0, 0, 32;
    %jmp T_31.9;
T_31.5 ;
    %load/vec4 v0x555568c7ce20_0;
    %store/vec4 v0x555568c7cd60_0, 0, 32;
    %jmp T_31.9;
T_31.6 ;
    %load/vec4 v0x555568c7ce20_0;
    %store/vec4 v0x555568c7cd60_0, 0, 32;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x555568c8afe0_0;
    %store/vec4 v0x555568c7cd60_0, 0, 32;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x555568a7c110;
T_32 ;
    %wait E_0x555568b7b930;
    %load/vec4 v0x5555689e77a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %load/vec4 v0x55556898e430_0;
    %store/vec4 v0x55556898e390_0, 0, 32;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x55556898e430_0;
    %store/vec4 v0x55556898e390_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x5555689db920_0;
    %store/vec4 v0x55556898e390_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x5555689e1570_0;
    %store/vec4 v0x55556898e390_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5555689e7860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %load/vec4 v0x55556897e1f0_0;
    %store/vec4 v0x555568988270_0, 0, 32;
    %jmp T_32.9;
T_32.5 ;
    %load/vec4 v0x55556897e1f0_0;
    %store/vec4 v0x555568988270_0, 0, 32;
    %jmp T_32.9;
T_32.6 ;
    %load/vec4 v0x5555689db920_0;
    %store/vec4 v0x555568988270_0, 0, 32;
    %jmp T_32.9;
T_32.7 ;
    %load/vec4 v0x5555689e1570_0;
    %store/vec4 v0x555568988270_0, 0, 32;
    %jmp T_32.9;
T_32.9 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x555568a7c110;
T_33 ;
    %wait E_0x555568f19740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555689a6010_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555689c3890_0, 0, 1;
    %load/vec4 v0x5555689d9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555689c3890_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5555689d57b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5555689e3720_0;
    %load/vec4 v0x555568a17d40_0;
    %cmp/ne;
    %jmp/0xz  T_33.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555689c3890_0, 0, 1;
    %load/vec4 v0x555568a17d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x5555689b5700_0;
    %store/vec4 v0x5555689a6010_0, 0, 32;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x5555689e9980_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5555689a6010_0, 0, 32;
T_33.7 ;
T_33.4 ;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x5555689860c0_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_33.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555689860c0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_33.10;
    %jmp/0xz  T_33.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555689c3890_0, 0, 1;
    %load/vec4 v0x5555689b5700_0;
    %store/vec4 v0x5555689a6010_0, 0, 32;
T_33.8 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x555568c77580;
T_34 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568cde8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568fb4470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568fb3630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568f8be90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568fb48c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568fb3570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568f8bdd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568fb4510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555687db250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568fa28c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbf4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568fa1780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbf400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556894b440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556894b4e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555568c64120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568fb4820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c57bb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568ccc170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555568c57c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555687db1b0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x555568cdc390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555687db250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568fa28c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbf4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568fa1780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568cbf400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556894b440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556894b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568fb4820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c57bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568fb4470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568fb3630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568f8be90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568fb48c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568fb3570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568f8bdd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568fb4510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555568c64120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568ccc170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555568c57c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555687db1b0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x555568cd0f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x555568cdd270_0;
    %assign/vec4 v0x555568fb4470_0, 0;
    %load/vec4 v0x555568cd71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568fb3630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568f8be90_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x555568cdf7a0_0;
    %assign/vec4 v0x555568fb3630_0, 0;
    %load/vec4 v0x555568de3860_0;
    %assign/vec4 v0x555568f8be90_0, 0;
T_34.7 ;
    %load/vec4 v0x555568cdcb00_0;
    %assign/vec4 v0x555568fb48c0_0, 0;
    %load/vec4 v0x555568cdf030_0;
    %assign/vec4 v0x555568fb3570_0, 0;
    %load/vec4 v0x555568cd1850_0;
    %assign/vec4 v0x555568f8bdd0_0, 0;
    %load/vec4 v0x555568cde150_0;
    %assign/vec4 v0x555568fb4510_0, 0;
    %load/vec4 v0x555568cdb4b0_0;
    %assign/vec4 v0x5555687db250_0, 0;
    %load/vec4 v0x555568cd71c0_0;
    %assign/vec4 v0x555568fa28c0_0, 0;
    %load/vec4 v0x555568cd8810_0;
    %assign/vec4 v0x555568cbf4a0_0, 0;
    %load/vec4 v0x555568cd6a50_0;
    %assign/vec4 v0x555568fa1780_0, 0;
    %load/vec4 v0x555568cd80a0_0;
    %assign/vec4 v0x555568cbf400_0, 0;
    %load/vec4 v0x555568cd8f80_0;
    %assign/vec4 v0x55556894b440_0, 0;
    %load/vec4 v0x555568cd96f0_0;
    %assign/vec4 v0x55556894b4e0_0, 0;
    %load/vec4 v0x555568cd62e0_0;
    %assign/vec4 v0x555568c64120_0, 0;
    %load/vec4 v0x555568cdbc20_0;
    %assign/vec4 v0x555568fb4820_0, 0;
    %load/vec4 v0x555568cd9e60_0;
    %assign/vec4 v0x555568c57bb0_0, 0;
    %load/vec4 v0x555568cd7930_0;
    %assign/vec4 v0x555568ccc170_0, 0;
    %load/vec4 v0x555568cda5d0_0;
    %assign/vec4 v0x555568c57c50_0, 0;
    %load/vec4 v0x555568cdad40_0;
    %assign/vec4 v0x5555687db1b0_0, 0;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x555568c6eb20;
T_35 ;
    %wait E_0x555568f22040;
    %load/vec4 v0x555568bf62a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.0 ;
    %load/vec4 v0x555568bee6b0_0;
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.1 ;
    %load/vec4 v0x555568beaa00_0;
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555568bf2fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555568be5480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.4 ;
    %load/vec4 v0x555568beaad0_0;
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.5 ;
    %load/vec4 v0x555568bee160_0;
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.6 ;
    %load/vec4 v0x555568bf61e0_0;
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.7 ;
    %load/vec4 v0x555568bf37d0_0;
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.8 ;
    %load/vec4 v0x555568beb260_0;
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.9 ;
    %load/vec4 v0x555568beb1a0_0;
    %store/vec4 v0x555568bee0a0_0, 0, 32;
    %jmp T_35.11;
T_35.11 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x555568c8b640;
T_36 ;
    %wait E_0x555568f5ddb0;
    %load/vec4 v0x555568bd9da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %load/vec4 v0x555568bdf460_0;
    %store/vec4 v0x555568bcc900_0, 0, 32;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x555568bdf460_0;
    %store/vec4 v0x555568bcc900_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x555568bd7980_0;
    %store/vec4 v0x555568bcc900_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x555568be5bd0_0;
    %store/vec4 v0x555568bcc900_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %load/vec4 v0x555568bd9e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %load/vec4 v0x555568bd78e0_0;
    %store/vec4 v0x555568bd4520_0, 0, 32;
    %jmp T_36.9;
T_36.5 ;
    %load/vec4 v0x555568bd78e0_0;
    %store/vec4 v0x555568bd4520_0, 0, 32;
    %jmp T_36.9;
T_36.6 ;
    %load/vec4 v0x555568bd7980_0;
    %store/vec4 v0x555568bd4520_0, 0, 32;
    %jmp T_36.9;
T_36.7 ;
    %load/vec4 v0x555568be5bd0_0;
    %store/vec4 v0x555568bd4520_0, 0, 32;
    %jmp T_36.9;
T_36.9 ;
    %pop/vec4 1;
    %vpi_func 21 47 "$isunknown" 1, v0x555568bd4520_0 {0 0 0};
    %flag_set/vec4 8;
    %jmp/0xz  T_36.10, 8;
T_36.10 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x555568c8b640;
T_37 ;
    %wait E_0x555568f53700;
    %load/vec4 v0x555568bdfb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %load/vec4 v0x555568bcc900_0;
    %store/vec4 v0x555568bda590_0, 0, 32;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0x555568bcc900_0;
    %store/vec4 v0x555568bda590_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0x555568bdf3c0_0;
    %store/vec4 v0x555568bda590_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568bda590_0, 0, 32;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %load/vec4 v0x555568bdfc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0x555568bd4520_0;
    %store/vec4 v0x555568bda630_0, 0, 32;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x555568bd7f40_0;
    %store/vec4 v0x555568bda630_0, 0, 32;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x555568ca7890;
T_38 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x55556845bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555684f3660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568453a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555684f16e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555684f78e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a9db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568453900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a64a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a2b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556859f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568597b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556859d340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556841ad10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555688d52a0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55556848c7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a9db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568453900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a64a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a2b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556859f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568597b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556859d340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556841ad10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555688d52a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555684f3660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568453a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555684f16e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555684f78e0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x555568463eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x5555685aa5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a9db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568453900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a64a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a2b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556859f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568597b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556859d340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556841ad10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555688d52a0_0, 0;
    %load/vec4 v0x5555684ee7d0_0;
    %assign/vec4 v0x5555684f3660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568453a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555684f16e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555684f78e0_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x5555684ee7d0_0;
    %assign/vec4 v0x5555684f3660_0, 0;
    %load/vec4 v0x5555684cf5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568453a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555684f16e0_0, 0;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v0x5555684ba520_0;
    %assign/vec4 v0x555568453a80_0, 0;
    %load/vec4 v0x55556845fb80_0;
    %assign/vec4 v0x5555684f16e0_0, 0;
    %vpi_func 14 108 "$time" 64 {0 0 0};
    %cmpi/u 190, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_38.13, 5;
    %vpi_func 14 108 "$time" 64 {0 0 0};
    %cmpi/u 320, 0, 64;
    %flag_get/vec4 5;
    %and;
T_38.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.12, 9;
    %vpi_func 14 108 "$isunknown" 1, v0x55556845fb80_0 {0 0 0};
    %and;
T_38.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
T_38.10 ;
T_38.9 ;
    %load/vec4 v0x555568431e80_0;
    %assign/vec4 v0x5555684f78e0_0, 0;
    %load/vec4 v0x555568419680_0;
    %assign/vec4 v0x5555685a9db0_0, 0;
    %load/vec4 v0x5555684cf5d0_0;
    %assign/vec4 v0x555568453900_0, 0;
    %load/vec4 v0x5555685aa5f0_0;
    %assign/vec4 v0x5555685a64a0_0, 0;
    %load/vec4 v0x55556859fcc0_0;
    %assign/vec4 v0x5555685a2b90_0, 0;
    %load/vec4 v0x5555685a33d0_0;
    %assign/vec4 v0x55556859f480_0, 0;
    %load/vec4 v0x55556848c9a0_0;
    %assign/vec4 v0x555568597b90_0, 0;
    %load/vec4 v0x5555685a6ce0_0;
    %assign/vec4 v0x55556859d340_0, 0;
    %load/vec4 v0x555568594360_0;
    %assign/vec4 v0x55556841ad10_0, 0;
    %load/vec4 v0x5555684cfe80_0;
    %assign/vec4 v0x5555688d52a0_0, 0;
T_38.7 ;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x555568ca7890;
T_39 ;
    %wait E_0x555568d4e400;
    %jmp T_39;
    .thread T_39;
    .scope S_0x555568dc8450;
T_40 ;
    %fork t_7, S_0x555568dc5890;
    %jmp t_6;
    .scope S_0x555568dc5890;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568dc4930_0, 0, 32;
T_40.0 ; Top of for-loop
    %load/vec4 v0x555568dc4930_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555568dc4930_0;
    %store/vec4a v0x555568dbea10, 4, 0;
T_40.2 ; for-loop step statement
    %load/vec4 v0x555568dc4930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555568dc4930_0, 0, 32;
    %jmp T_40.0;
T_40.1 ; for-loop exit label
    %end;
    .scope S_0x555568dc8450;
t_6 %join;
    %end;
    .thread T_40;
    .scope S_0x555568dc8450;
T_41 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568dbbea0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x555568dbe310_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555568dbbde0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dbea10, 0, 4;
T_41.0 ;
    %load/vec4 v0x555568dbbea0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x555568dbe310_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x555568dbbde0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dbea10, 4, 5;
T_41.2 ;
    %load/vec4 v0x555568dbbea0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x555568dbe310_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555568dbbde0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dbea10, 4, 5;
T_41.4 ;
    %load/vec4 v0x555568dbbea0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x555568dbe310_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555568dbbde0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555568dbea10, 4, 5;
T_41.6 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x555568dbce10;
T_42 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568dba2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568db9220_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x555568dba250_0;
    %assign/vec4 v0x555568db9220_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x555568da5160;
T_43 ;
    %wait E_0x555568dbe480;
    %load/vec4 v0x555568d9c640_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_43.3, 11;
    %load/vec4 v0x555568d99550_0;
    %and;
T_43.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_43.2, 10;
    %load/vec4 v0x555568d9c050_0;
    %and;
T_43.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.1, 9;
    %load/vec4 v0x555568da0d80_0;
    %nor/r;
    %and;
T_43.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_43.0, 8;
    %load/vec4 v0x555568da0e20_0;
    %nor/r;
    %and;
T_43.0;
    %store/vec4 v0x555568d9d5d0_0, 0, 1;
    %load/vec4 v0x555568d99490_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x555568da6190_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d99c30_0, 0, 32;
    %load/vec4 v0x555568d9d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x555568d9c0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d99c30_0, 0, 32;
    %jmp T_43.10;
T_43.6 ;
    %load/vec4 v0x555568da6190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d99c30_0, 0, 32;
    %jmp T_43.16;
T_43.11 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555568d9d530_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d99c30_0, 0, 32;
    %jmp T_43.16;
T_43.12 ;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555568d9d530_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x555568d99c30_0, 0, 32;
    %jmp T_43.16;
T_43.13 ;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555568d9d530_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555568d99c30_0, 0, 32;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %load/vec4 v0x555568d9d530_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x555568d99c30_0, 0, 32;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43.10;
T_43.7 ;
    %load/vec4 v0x555568da6190_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555568d9d530_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d99c30_0, 0, 32;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %load/vec4 v0x555568d9d530_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555568d99c30_0, 0, 32;
T_43.18 ;
    %jmp T_43.10;
T_43.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555568d9ab50_0, 0, 32;
    %load/vec4 v0x555568d9d530_0;
    %store/vec4 v0x555568d99c30_0, 0, 32;
    %jmp T_43.10;
T_43.10 ;
    %pop/vec4 1;
T_43.4 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x555568da5160;
T_44 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568d9c6e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d9fd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568da35d0_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x555568da25a0_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x555568da6290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568da2660_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x555568d9d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x555568d99490_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %jmp T_44.10;
T_44.4 ;
    %load/vec4 v0x555568d9fd50_0;
    %load/vec4 v0x555568d9ab50_0;
    %inv;
    %and;
    %load/vec4 v0x555568d99c30_0;
    %load/vec4 v0x555568d9ab50_0;
    %and;
    %or;
    %assign/vec4 v0x555568d9fd50_0, 0;
    %jmp T_44.10;
T_44.5 ;
    %load/vec4 v0x555568da35d0_0;
    %load/vec4 v0x555568d9ab50_0;
    %inv;
    %and;
    %load/vec4 v0x555568d99c30_0;
    %load/vec4 v0x555568d9ab50_0;
    %and;
    %or;
    %assign/vec4 v0x555568da35d0_0, 0;
    %jmp T_44.10;
T_44.6 ;
    %load/vec4 v0x555568da25a0_0;
    %load/vec4 v0x555568d9ab50_0;
    %inv;
    %and;
    %load/vec4 v0x555568d99c30_0;
    %load/vec4 v0x555568d9ab50_0;
    %and;
    %or;
    %assign/vec4 v0x555568da25a0_0, 0;
    %jmp T_44.10;
T_44.7 ;
    %load/vec4 v0x555568da6290_0;
    %load/vec4 v0x555568d9ab50_0;
    %inv;
    %and;
    %load/vec4 v0x555568d99c30_0;
    %load/vec4 v0x555568d9ab50_0;
    %and;
    %or;
    %assign/vec4 v0x555568da6290_0, 0;
    %jmp T_44.10;
T_44.8 ;
    %load/vec4 v0x555568da2660_0;
    %load/vec4 v0x555568d9ab50_0;
    %inv;
    %and;
    %load/vec4 v0x555568d99c30_0;
    %load/vec4 v0x555568d9ab50_0;
    %and;
    %or;
    %assign/vec4 v0x555568da2660_0, 0;
    %jmp T_44.10;
T_44.10 ;
    %pop/vec4 1;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x555568dc7420;
T_45 ;
    %wait E_0x555568c6f290;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568d7d1b0_0, 0, 1;
    %load/vec4 v0x555568d615c0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_45.2, 4;
    %load/vec4 v0x555568cd2a80_0;
    %and;
T_45.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x555568d83ec0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568d7d1b0_0, 0, 1;
    %jmp T_45.7;
T_45.3 ;
    %load/vec4 v0x55556845e800_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x555568d7d1b0_0, 0, 1;
    %jmp T_45.7;
T_45.4 ;
    %load/vec4 v0x55556845e800_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x555568d7d1b0_0, 0, 1;
    %jmp T_45.7;
T_45.5 ;
    %load/vec4 v0x55556845e800_0;
    %parti/s 2, 0, 2;
    %or/r;
    %store/vec4 v0x555568d7d1b0_0, 0, 1;
    %jmp T_45.7;
T_45.7 ;
    %pop/vec4 1;
T_45.0 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x555568dc7420;
T_46 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568d824a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555568d615c0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x555568d6fe90_0;
    %assign/vec4 v0x555568d615c0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x555568dc7420;
T_47 ;
Ewait_0 .event/or E_0x555568f68df0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555568d615c0_0;
    %store/vec4 v0x555568d6fe90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568d63150_0, 0, 1;
    %load/vec4 v0x555568d615c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568d6fe90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568d63150_0, 0, 1;
    %jmp T_47.4;
T_47.0 ;
    %load/vec4 v0x555568d83e20_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_47.10, 12;
    %load/vec4 v0x555568d862c0_0;
    %nor/r;
    %and;
T_47.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_47.9, 11;
    %load/vec4 v0x555568d86360_0;
    %nor/r;
    %and;
T_47.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_47.8, 10;
    %load/vec4 v0x555568d7d1b0_0;
    %and;
T_47.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.7, 9;
    %load/vec4 v0x555568d80bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_47.11, 9;
    %load/vec4 v0x555568d82400_0;
    %or;
T_47.11;
    %and;
T_47.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555568d63150_0, 0, 1;
    %load/vec4 v0x555568d80bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555568d6fe90_0, 0, 2;
    %jmp T_47.13;
T_47.12 ;
    %load/vec4 v0x555568d82400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555568d6fe90_0, 0, 2;
T_47.14 ;
T_47.13 ;
T_47.5 ;
    %jmp T_47.4;
T_47.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568d63150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568d6fe90_0, 0, 2;
    %jmp T_47.4;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568d63150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568d6fe90_0, 0, 2;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x555568dc7420;
T_48 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568d615c0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_48.2, 4;
    %load/vec4 v0x555568d6fe90_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/1 T_48.3, 4;
    %load/vec4 v0x555568d6fe90_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_48.3;
    %and;
T_48.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x555568d8a120_0;
    %assign/vec4 v0x55556845e760_0, 0;
    %load/vec4 v0x55556845e800_0;
    %parti/s 30, 2, 3;
    %addi 1, 0, 30;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x555568d631f0_0, 0;
    %load/vec4 v0x555568d7e580_0;
    %assign/vec4 v0x555568d614e0_0, 0;
    %load/vec4 v0x555568d83ec0_0;
    %assign/vec4 v0x55556844fce0_0, 0;
    %load/vec4 v0x55556845e800_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x555568d61db0_0, 0;
    %load/vec4 v0x555568d82400_0;
    %assign/vec4 v0x555568d61d10_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x555568dc7420;
T_49 ;
    %wait E_0x555568f5ed40;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %load/vec4 v0x555568d7e580_0;
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
    %load/vec4 v0x555568d7d0f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_49.4, 11;
    %load/vec4 v0x555568cd2b50_0;
    %and;
T_49.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_49.3, 10;
    %load/vec4 v0x555568d7d1b0_0;
    %nor/r;
    %and;
T_49.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0x555568d615c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_49.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x555568d83ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %jmp T_49.9;
T_49.5 ;
    %load/vec4 v0x55556845e800_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.13, 6;
    %jmp T_49.14;
T_49.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %jmp T_49.14;
T_49.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %jmp T_49.14;
T_49.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %jmp T_49.14;
T_49.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %jmp T_49.14;
T_49.14 ;
    %pop/vec4 1;
    %load/vec4 v0x555568d7e580_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
    %jmp T_49.9;
T_49.6 ;
    %load/vec4 v0x55556845e800_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.15, 8;
    %load/vec4 v0x55556845e800_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.18, 6;
    %jmp T_49.19;
T_49.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %jmp T_49.19;
T_49.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %jmp T_49.19;
T_49.19 ;
    %pop/vec4 1;
    %load/vec4 v0x555568d7e580_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
T_49.15 ;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x55556845e800_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_49.20, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %load/vec4 v0x555568d7e580_0;
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
T_49.20 ;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x555568d615c0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_49.27, 4;
    %load/vec4 v0x555568d7d1b0_0;
    %and;
T_49.27;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_49.26, 11;
    %load/vec4 v0x555568d82400_0;
    %and;
T_49.26;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_49.25, 10;
    %load/vec4 v0x555568d83e20_0;
    %and;
T_49.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.24, 9;
    %load/vec4 v0x555568d83ec0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_49.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.22, 8;
    %load/vec4 v0x55556845e800_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.30, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %jmp T_49.32;
T_49.28 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %load/vec4 v0x555568d7e580_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
    %jmp T_49.32;
T_49.29 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %load/vec4 v0x555568d7e580_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
    %jmp T_49.32;
T_49.30 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %load/vec4 v0x555568d7e580_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
    %jmp T_49.32;
T_49.32 ;
    %pop/vec4 1;
    %jmp T_49.23;
T_49.22 ;
    %load/vec4 v0x555568d615c0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_49.35, 4;
    %load/vec4 v0x55556844fce0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_49.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.33, 8;
    %load/vec4 v0x555568d61db0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.38, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %jmp T_49.40;
T_49.36 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555568d614e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
    %jmp T_49.40;
T_49.37 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555568d614e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
    %jmp T_49.40;
T_49.38 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555568d891b0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555568d614e0_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d8a1e0_0, 0, 32;
    %jmp T_49.40;
T_49.40 ;
    %pop/vec4 1;
T_49.33 ;
T_49.23 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x555568dc7420;
T_50 ;
    %wait E_0x555568bdceb0;
    %load/vec4 v0x555568d615c0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_50.2, 4;
    %load/vec4 v0x55556844fce0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x555568d61db0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %load/vec4 v0x555568d8a120_0;
    %store/vec4 v0x555568d6ff70_0, 0, 32;
    %jmp T_50.7;
T_50.3 ;
    %load/vec4 v0x555568d8a120_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55556845e760_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d6ff70_0, 0, 32;
    %jmp T_50.7;
T_50.4 ;
    %load/vec4 v0x555568d8a120_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55556845e760_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d6ff70_0, 0, 32;
    %jmp T_50.7;
T_50.5 ;
    %load/vec4 v0x555568d8a120_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55556845e760_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d6ff70_0, 0, 32;
    %jmp T_50.7;
T_50.7 ;
    %pop/vec4 1;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x555568d8a120_0;
    %store/vec4 v0x555568d6ff70_0, 0, 32;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x555568dc7420;
T_51 ;
    %wait E_0x555568bc6230;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d7e640_0, 0, 32;
    %load/vec4 v0x555568d818e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x55556845e800_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_51.2, 4;
    %load/vec4 v0x555568d8cbc0_0;
    %store/vec4 v0x555568d7e640_0, 0, 32;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x55556845e800_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d7e640_0, 0, 32;
    %jmp T_51.10;
T_51.4 ;
    %load/vec4 v0x555568d8cb20_0;
    %store/vec4 v0x555568d7e640_0, 0, 32;
    %jmp T_51.10;
T_51.5 ;
    %load/vec4 v0x555568d8bb90_0;
    %store/vec4 v0x555568d7e640_0, 0, 32;
    %jmp T_51.10;
T_51.6 ;
    %load/vec4 v0x555568d8f7a0_0;
    %store/vec4 v0x555568d7e640_0, 0, 32;
    %jmp T_51.10;
T_51.7 ;
    %load/vec4 v0x555568d8f6e0_0;
    %store/vec4 v0x555568d7e640_0, 0, 32;
    %jmp T_51.10;
T_51.8 ;
    %load/vec4 v0x555568d8baf0_0;
    %store/vec4 v0x555568d7e640_0, 0, 32;
    %jmp T_51.10;
T_51.10 ;
    %pop/vec4 1;
T_51.3 ;
T_51.0 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x555568dc7420;
T_52 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568d824a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d63a40_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x555568d7e640_0;
    %assign/vec4 v0x555568d63a40_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x555568dc7420;
T_53 ;
    %wait E_0x555568d4e400;
    %jmp T_53;
    .thread T_53;
    .scope S_0x555568c855d0;
T_54 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568c9c8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568c912b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568c91be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568c865c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568c86500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c6f3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c91640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c91210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c914a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c6f2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c913e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568c916e0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x555568c9cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c6f3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568c91640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c91210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c914a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c6f2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568c913e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568c916e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568c912b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568c91be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568c865c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568c86500_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x555568c91b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x555568c9ca20_0;
    %assign/vec4 v0x555568c912b0_0, 0;
    %load/vec4 v0x5555684f29f0_0;
    %assign/vec4 v0x555568c91be0_0, 0;
    %load/vec4 v0x555568c9c850_0;
    %assign/vec4 v0x555568c865c0_0, 0;
    %load/vec4 v0x555568c9cac0_0;
    %assign/vec4 v0x555568c86500_0, 0;
    %load/vec4 v0x555568c9d220_0;
    %assign/vec4 v0x555568c6f3b0_0, 0;
    %load/vec4 v0x555568ca8060_0;
    %assign/vec4 v0x555568c91640_0, 0;
    %load/vec4 v0x555568c9cc80_0;
    %assign/vec4 v0x555568c91210_0, 0;
    %load/vec4 v0x555568ca7f30_0;
    %assign/vec4 v0x555568c914a0_0, 0;
    %load/vec4 v0x555568c9d180_0;
    %assign/vec4 v0x555568c6f2f0_0, 0;
    %load/vec4 v0x555568ca7e90_0;
    %assign/vec4 v0x555568c913e0_0, 0;
    %load/vec4 v0x555568ca8100_0;
    %assign/vec4 v0x555568c916e0_0, 0;
T_54.5 ;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x555568ca4e80;
T_55 ;
    %wait E_0x555568d26610;
    %load/vec4 v0x555568d59e80_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0x555568d37890_0;
    %store/vec4 v0x555568d37930_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x555568d3a300_0;
    %store/vec4 v0x555568d37930_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x555568ca4e80;
T_56 ;
    %wait E_0x555568d089c0;
    %load/vec4 v0x555568d339f0_0;
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %load/vec4 v0x555568d38160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %load/vec4 v0x555568d339f0_0;
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.6;
T_56.0 ;
    %load/vec4 v0x555568d5b0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %jmp T_56.11;
T_56.7 ;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.11;
T_56.8 ;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.11;
T_56.9 ;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.11;
T_56.10 ;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.11;
T_56.11 ;
    %pop/vec4 1;
    %jmp T_56.6;
T_56.1 ;
    %load/vec4 v0x555568d5b0c0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %jmp T_56.14;
T_56.12 ;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.14;
T_56.13 ;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.14;
T_56.14 ;
    %pop/vec4 1;
    %jmp T_56.6;
T_56.2 ;
    %load/vec4 v0x555568d339f0_0;
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.6;
T_56.3 ;
    %load/vec4 v0x555568d5b0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.18, 6;
    %jmp T_56.19;
T_56.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.19;
T_56.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.19;
T_56.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.19;
T_56.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.19;
T_56.19 ;
    %pop/vec4 1;
    %jmp T_56.6;
T_56.4 ;
    %load/vec4 v0x555568d5b0c0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_56.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.21, 6;
    %jmp T_56.22;
T_56.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.22;
T_56.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555568d339f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568d298f0_0, 0, 32;
    %jmp T_56.22;
T_56.22 ;
    %pop/vec4 1;
    %jmp T_56.6;
T_56.6 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x555568ca4e80;
T_57 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568d4f980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d2c270_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x555568d2c270_0;
    %nor/r;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_57.8, 13;
    %load/vec4 v0x555568d35780_0;
    %and;
T_57.8;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_57.7, 12;
    %load/vec4 v0x555568d380c0_0;
    %nor/r;
    %and;
T_57.7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_57.6, 11;
    %load/vec4 v0x555568d34180_0;
    %nor/r;
    %and;
T_57.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.5, 10;
    %load/vec4 v0x555568d35fb0_0;
    %nor/r;
    %and;
T_57.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.4, 9;
    %load/vec4 v0x555568d37140_0;
    %pushi/vec4 4294967292, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_57.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568d2c270_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555568ca4e80;
T_58 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568d4f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d29830_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x555568d2c270_0;
    %assign/vec4 v0x555568d29830_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555568ca4e80;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d5c020_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0x555568ca4e80;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568d5c100_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x555568ca4e80;
T_61 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568d4f980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d5c020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d5c100_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x555568d5c100_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555568d5c100_0, 0;
    %load/vec4 v0x555568d31350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x555568d5c020_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555568d5c020_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x555568ca4e80;
T_62 ;
    %wait E_0x555568d4e400;
    %jmp T_62;
    .thread T_62;
    .scope S_0x555568ca4e80;
T_63 ;
    %wait E_0x555568d4e400;
    %jmp T_63;
    .thread T_63;
    .scope S_0x555568ca4e80;
T_64 ;
    %wait E_0x555568d4e400;
    %load/vec4 v0x555568d4f980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d2b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d2b190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d2c1b0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x555568d2c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
T_64.2 ;
    %load/vec4 v0x555568d3fba0_0;
    %assign/vec4 v0x555568d2b250_0, 0;
    %load/vec4 v0x555568d49720_0;
    %assign/vec4 v0x555568d2b190_0, 0;
    %load/vec4 v0x555568d51fc0_0;
    %assign/vec4 v0x555568d2c1b0_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x555568ca4e80;
T_65 ;
    %wait E_0x555568d4e400;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555568ca4e80;
T_66 ;
    %wait E_0x555568d4e400;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555568d27e40;
T_67 ;
    %vpi_call/w 31 35 "$display", "\012PIPELINE - ISA tests\012" {0 0 0};
    %end;
    .thread T_67;
    .scope S_0x555568d27e40;
T_68 ;
    %wait E_0x555568dcd7c0;
    %fork t_9, S_0x5555684ee040;
    %jmp t_8;
    .scope S_0x5555684ee040;
t_9 ;
    %load/vec4 v0x555568d24560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x555568d23d30_0, 0;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x555568d24600_0, 0;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x555568d23dd0_0, 0;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x555568d227d0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/real v0x555568d23d30_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %assign/wr v0x555568d23d30_0, 0;
    %load/vec4 v0x555568d22890_0;
    %flag_set/vec4 8;
    %jmp/1  T_68.2, 8;
    %load/real v0x555568d24600_0;
    %jmp/0  T_68.3, 8; End of false expr.
    %load/real v0x555568d24600_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %blend/wr;
    %jmp  T_68.3; End of blend
T_68.2 ;
    %load/real v0x555568d24600_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
T_68.3 ;
    %assign/wr v0x555568d24600_0, 0;
    %load/vec4 v0x555568d21fa0_0;
    %flag_set/vec4 8;
    %jmp/1  T_68.4, 8;
    %load/real v0x555568d23dd0_0;
    %jmp/0  T_68.5, 8; End of false expr.
    %load/real v0x555568d23dd0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %blend/wr;
    %jmp  T_68.5; End of blend
T_68.4 ;
    %load/real v0x555568d23dd0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
T_68.5 ;
    %assign/wr v0x555568d23dd0_0, 0;
    %load/vec4 v0x555568d1e870_0;
    %flag_set/vec4 8;
    %jmp/1  T_68.6, 8;
    %load/real v0x555568d227d0_0;
    %jmp/0  T_68.7, 8; End of false expr.
    %load/real v0x555568d227d0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %blend/wr;
    %jmp  T_68.7; End of blend
T_68.6 ;
    %load/real v0x555568d227d0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
T_68.7 ;
    %assign/wr v0x555568d227d0_0, 0;
T_68.1 ;
    %end;
    .scope S_0x555568d27e40;
t_8 %join;
    %jmp T_68;
    .thread T_68;
    .scope S_0x555568d27e40;
T_69 ;
    %wait E_0x555568dcd7c0;
    %fork t_11, S_0x555568d261d0;
    %jmp t_10;
    .scope S_0x555568d261d0;
t_11 ;
    %load/vec4 v0x555568d21fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0x555568d1e910_0;
    %pushi/vec4 24, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_69.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %vpi_call/w 31 57 "$write", "%s", &PV<v0x555568d1d940_0, 0, 8> {0 0 0};
T_69.0 ;
    %end;
    .scope S_0x555568d27e40;
t_10 %join;
    %jmp T_69;
    .thread T_69;
    .scope S_0x555568d27e40;
T_70 ;
    %wait E_0x555568dcd7c0;
    %fork t_13, S_0x555568d259a0;
    %jmp t_12;
    .scope S_0x555568d259a0;
t_13 ;
    %load/vec4 v0x555568d21fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0x555568d1e910_0;
    %cmpi/e 28, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_70.3, 4;
    %load/vec4 v0x555568d1e910_0;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_70.3;
    %and;
T_70.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %vpi_call/w 31 64 "$display", "\012=================== Result ===================" {0 0 0};
    %load/real v0x555568d23d30_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.4, 8;
    %vpi_call/w 31 65 "$display", "Total Clock Cycles Executed = %1.0f", v0x555568d23d30_0 {0 0 0};
    %jmp T_70.5;
T_70.4 ;
    %vpi_call/w 31 66 "$display", "Total Clock Cycles Executed = N/A" {0 0 0};
T_70.5 ;
    %load/real v0x555568d23dd0_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.6, 8;
    %vpi_call/w 31 68 "$display", "Total Instructions Executed = %1.0f", v0x555568d23dd0_0 {0 0 0};
    %jmp T_70.7;
T_70.6 ;
    %vpi_call/w 31 69 "$display", "Total Instructions Executed = N/A" {0 0 0};
T_70.7 ;
    %load/real v0x555568d23d30_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.8, 8;
    %vpi_call/w 31 71 "$display", "Total Branch Instructions   = %1.0f", v0x555568d24600_0 {0 0 0};
    %jmp T_70.9;
T_70.8 ;
    %vpi_call/w 31 72 "$display", "Total Branch Instructions   = N/A" {0 0 0};
T_70.9 ;
    %load/real v0x555568d23d30_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.10, 8;
    %vpi_call/w 31 74 "$display", "Total Branch Mispredictions = %1.0f", v0x555568d227d0_0 {0 0 0};
    %jmp T_70.11;
T_70.10 ;
    %vpi_call/w 31 75 "$display", "Total Branch Mispredictions = N/A" {0 0 0};
T_70.11 ;
    %vpi_call/w 31 77 "$display", "\012----------------------------------------------" {0 0 0};
    %load/real v0x555568d23d30_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.12, 8;
    %load/real v0x555568d23dd0_0;
    %load/real v0x555568d23d30_0;
    %div/wr;
    %vpi_call/w 31 78 "$display", "Instruction Per Cycle (IPC) = %1.2f", W<0,r> {0 1 0};
    %jmp T_70.13;
T_70.12 ;
    %vpi_call/w 31 79 "$display", "Instruction Per Cycle (IPC) = N/A" {0 0 0};
T_70.13 ;
    %load/real v0x555568d24600_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.14, 8;
    %load/real v0x555568d227d0_0;
    %load/real v0x555568d24600_0;
    %div/wr;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call/w 31 81 "$display", "Branch Misprediction Rate   = %2.2f %%", W<0,r> {0 1 0};
    %jmp T_70.15;
T_70.14 ;
    %vpi_call/w 31 82 "$display", "Branch Misprediction Rate   = N/A" {0 0 0};
T_70.15 ;
    %vpi_call/w 31 84 "$display", "\012END of ISA tests\012" {0 0 0};
    %vpi_call/w 31 85 "$finish" {0 0 0};
T_70.0 ;
    %end;
    .scope S_0x555568d27e40;
t_12 %join;
    %jmp T_70;
    .thread T_70;
    .scope S_0x555568cbdf10;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568d27610_0, 0, 1;
T_71.0 ;
    %delay 2, 0;
    %load/vec4 v0x555568d27610_0;
    %nor/r;
    %store/vec4 v0x555568d27610_0, 0, 1;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x555568cbdf10;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568d13f40_0, 0, 1;
    %delay 51, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555568d13f40_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_0x555568cbdf10;
T_73 ;
    %delay 10000000, 0;
    %vpi_call/w 11 27 "$display", "\012Timeout...\012" {0 0 0};
    %vpi_call/w 11 28 "$finish" {0 0 0};
    %end;
    .thread T_73;
    .scope S_0x555568cbdf10;
T_74 ;
    %fork t_15, S_0x555568d2a060;
    %jmp t_14;
    .scope S_0x555568d2a060;
t_15 ;
    %vpi_call/w 11 33 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 11 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555568ca4e80 {0 0 0};
    %end;
    .scope S_0x555568cbdf10;
t_14 %join;
    %end;
    .thread T_74;
    .scope S_0x555569069590;
T_75 ;
    %wait E_0x555569069740;
    %load/vec4 v0x555569069980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555569069a20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555690698a0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5555690698a0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_75.2, 4;
    %load/vec4 v0x555569069a20_0;
    %inv;
    %assign/vec4 v0x555569069a20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555690698a0_0, 0;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v0x5555690698a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555690698a0_0, 0;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x555568cfa910;
T_76 ;
    %wait E_0x555568d2e100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568ceffe0_0, 0, 1;
    %load/vec4 v0x555568cf69d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0x555568cf6ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_76.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x555568cf4bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_76.6, 9;
    %load/vec4 v0x555568cf3ba0_0;
    %load/vec4 v0x555568cf6ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.6;
    %flag_set/vec4 8;
    %jmp/1 T_76.5, 8;
    %load/vec4 v0x555568cf4c60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_76.7, 10;
    %load/vec4 v0x555568cf3c40_0;
    %load/vec4 v0x555568cf6ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.5;
    %jmp/0xz  T_76.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555568ceffe0_0, 0, 1;
T_76.3 ;
T_76.0 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x555568cfa910;
T_77 ;
    %wait E_0x555568d2fb30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568cf08d0_0, 0, 1;
    %load/vec4 v0x555568cf6240_0;
    %flag_set/vec4 8;
    %jmp/1 T_77.2, 8;
    %load/vec4 v0x555568cf4390_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.2;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x555568cf7f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.5, 9;
    %load/vec4 v0x555568cf7fd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_77.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.3, 8;
    %load/vec4 v0x555568cf4bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.9, 9;
    %load/vec4 v0x555568cf3ba0_0;
    %load/vec4 v0x555568cf7fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_77.9;
    %flag_set/vec4 8;
    %jmp/1 T_77.8, 8;
    %load/vec4 v0x555568cf4c60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.10, 10;
    %load/vec4 v0x555568cf3c40_0;
    %load/vec4 v0x555568cf7fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_77.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.8;
    %jmp/0xz  T_77.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555568cf08d0_0, 0, 1;
T_77.6 ;
T_77.3 ;
T_77.0 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x555568cfa910;
T_78 ;
    %wait E_0x555568d314b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555568cf0810_0, 0, 1;
    %load/vec4 v0x555568cf6240_0;
    %flag_set/vec4 8;
    %jmp/1 T_78.2, 8;
    %load/vec4 v0x555568cf4390_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_78.2;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x555568cf69d0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_78.6, 10;
    %load/vec4 v0x555568cf61a0_0;
    %and;
T_78.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_78.5, 9;
    %load/vec4 v0x555568cf6ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_78.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.3, 8;
    %load/vec4 v0x555568cf4bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_78.10, 9;
    %load/vec4 v0x555568cf3ba0_0;
    %load/vec4 v0x555568cf6ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_78.10;
    %flag_set/vec4 8;
    %jmp/1 T_78.9, 8;
    %load/vec4 v0x555568cf4c60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_78.11, 10;
    %load/vec4 v0x555568cf3c40_0;
    %load/vec4 v0x555568cf6ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_78.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_78.9;
    %jmp/0xz  T_78.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555568cf0810_0, 0, 1;
T_78.7 ;
T_78.3 ;
T_78.0 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x555568d05f90;
T_79 ;
    %wait E_0x55556859e6c0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568cfcb20_0, 0, 2;
    %load/vec4 v0x555568d02ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x555568cffb50_0;
    %load/vec4 v0x555568cfe910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_79.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555568cfcb20_0, 0, 2;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x555568d002a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.5, 9;
    %load/vec4 v0x555568cfba40_0;
    %load/vec4 v0x555568cfe910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_79.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555568cfcb20_0, 0, 2;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x555568d05f90;
T_80 ;
    %wait E_0x55556859e680;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568cfa0e0_0, 0, 2;
    %load/vec4 v0x555568d02ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x555568cffb50_0;
    %load/vec4 v0x555568cfe040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555568cfa0e0_0, 0, 2;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x555568d002a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.5, 9;
    %load/vec4 v0x555568cfba40_0;
    %load/vec4 v0x555568cfe040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555568cfa0e0_0, 0, 2;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x555568d05f90;
T_81 ;
    %wait E_0x555568d22e80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568cfa1c0_0, 0, 2;
    %load/vec4 v0x555568d02ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x555568cffb50_0;
    %load/vec4 v0x555568cfe120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_81.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555568cfa1c0_0, 0, 2;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x555568d002a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.5, 9;
    %load/vec4 v0x555568cfba40_0;
    %load/vec4 v0x555568cfe120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_81.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555568cfa1c0_0, 0, 2;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x555568d05f90;
T_82 ;
    %wait E_0x555568d16940;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555568cf98f0_0, 0, 2;
    %load/vec4 v0x555568d02ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.2, 9;
    %load/vec4 v0x555568cffb50_0;
    %load/vec4 v0x555568cfc230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555568cf98f0_0, 0, 2;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x555568d002a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.5, 9;
    %load/vec4 v0x555568cfba40_0;
    %load/vec4 v0x555568cfc230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555568cf98f0_0, 0, 2;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x555569038760;
T_83 ;
    %wait E_0x555568ee5020;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555569057830_0, 0, 1;
    %load/vec4 v0x555569057680_0;
    %store/vec4 v0x555569057770_0, 0, 32;
    %load/vec4 v0x555569054b10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x555569055f80, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v0x555569054b10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x555569054c10, 4;
    %load/vec4 v0x5555690578f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_83.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555569057830_0, 0, 1;
    %load/vec4 v0x555569054b10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5555690554d0, 4;
    %store/vec4 v0x555569057770_0, 0, 32;
T_83.0 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x555569038760;
T_84 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569057140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %fork t_17, S_0x555569039310;
    %jmp t_16;
    .scope S_0x555569039310;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555569039510_0, 0, 32;
T_84.2 ; Top of for-loop
    %load/vec4 v0x555569039510_0;
    %cmpi/s 64, 0, 32;
	  %jmp/0xz T_84.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x555569039510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569055f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555569039510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569054c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555569039510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555690554d0, 0, 4;
T_84.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555569039510_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555569039510_0, 0, 32;
    %jmp T_84.2;
T_84.3 ; for-loop exit label
    %end;
    .scope S_0x555569038760;
t_16 %join;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x555569056b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.5, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5555690579e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569055f80, 0, 4;
    %load/vec4 v0x555569056be0_0;
    %load/vec4 v0x5555690579e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569054c10, 0, 4;
    %load/vec4 v0x555569056ca0_0;
    %load/vec4 v0x5555690579e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555690554d0, 0, 4;
T_84.5 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x555569038760;
T_85 ;
    %wait E_0x555568ee31c0;
    %load/vec4 v0x5555690570a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x555569056fd0_0;
    %store/vec4 v0x5555690575c0_0, 0, 32;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x555569057830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x555569057770_0;
    %store/vec4 v0x5555690575c0_0, 0, 32;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v0x555569057680_0;
    %store/vec4 v0x5555690575c0_0, 0, 32;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x555569038760;
T_86 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569057140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555690578f0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x5555690571e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v0x5555690575c0_0;
    %assign/vec4 v0x5555690578f0_0, 0;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x555568e9fb10;
T_87 ;
    %fork t_19, S_0x555568ea0b40;
    %jmp t_18;
    .scope S_0x555568ea0b40;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568e9d2c0_0, 0, 32;
T_87.0 ; Top of for-loop
    %load/vec4 v0x555568e9d2c0_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_87.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x555568e9d2c0_0;
    %store/vec4a v0x555568e96aa0, 4, 0;
T_87.2 ; for-loop step statement
    %load/vec4 v0x555568e9d2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555568e9d2c0_0, 0, 32;
    %jmp T_87.0;
T_87.1 ; for-loop exit label
    %vpi_call/w 19 29 "$readmemh", "../02_test/isa_4b.hex", v0x555568e96aa0 {0 0 0};
    %end;
    .scope S_0x555568e9fb10;
t_18 %join;
    %end;
    .thread T_87;
    .scope S_0x555568ea8860;
T_88 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555568ea2150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568ea2790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568ea61a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ea37c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ea3700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ea60e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ea26d0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x555568ea9700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568ea2790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568ea61a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ea37c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ea3700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568ea60e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ea26d0_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x555568ea51f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v0x555568ea4cc0_0;
    %assign/vec4 v0x555568ea2790_0, 0;
    %load/vec4 v0x555568ea4c00_0;
    %assign/vec4 v0x555568ea61a0_0, 0;
    %load/vec4 v0x555568ea52b0_0;
    %assign/vec4 v0x555568ea37c0_0, 0;
    %load/vec4 v0x555568ea2040_0;
    %assign/vec4 v0x555568ea3700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ea60e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ea26d0_0, 0;
T_88.5 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5555690136a0;
T_89 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569014680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x555569014590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.4, 9;
    %load/vec4 v0x555569014410_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_89.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x5555690144d0_0;
    %load/vec4 v0x555569014410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555569014b90, 0, 4;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5555690136a0;
T_90 ;
    %wait E_0x555568d16a90;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5555690136a0;
T_91 ;
    %wait E_0x555568d16a90;
    %vpi_func 28 62 "$time" 64 {0 0 0};
    %cmpi/u 100, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_91.2, 5;
    %vpi_func 28 62 "$time" 64 {0 0 0};
    %cmpi/u 2000, 0, 64;
    %flag_get/vec4 5;
    %and;
T_91.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x555568c606d0;
T_92 ;
    %wait E_0x555568ac5b20;
    %load/vec4 v0x555569009780_0;
    %store/vec4 v0x555569009e40_0, 0, 1;
    %load/vec4 v0x555569009990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x555569009da0_0;
    %store/vec4 v0x555569009ee0_0, 0, 1;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x555569009a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555569009ad0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_92.2, 4;
    %load/vec4 v0x555569009a30_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555569009ee0_0, 0, 1;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0x555569009da0_0;
    %store/vec4 v0x555569009ee0_0, 0, 1;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x55556900ab10;
T_93 ;
    %wait E_0x555568e33560;
    %load/vec4 v0x55556900c8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %load/vec4 v0x55556900c760_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55556900c690_0, 0, 1;
    %load/vec4 v0x55556900c760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556900d3b0_0, 0, 1;
    %jmp T_93.9;
T_93.2 ;
    %load/vec4 v0x55556900c520_0;
    %store/vec4 v0x55556900d3b0_0, 0, 1;
    %jmp T_93.9;
T_93.3 ;
    %load/vec4 v0x55556900c520_0;
    %inv;
    %store/vec4 v0x55556900d3b0_0, 0, 1;
    %jmp T_93.9;
T_93.4 ;
    %load/vec4 v0x55556900c5c0_0;
    %store/vec4 v0x55556900d3b0_0, 0, 1;
    %jmp T_93.9;
T_93.5 ;
    %load/vec4 v0x55556900c5c0_0;
    %inv;
    %store/vec4 v0x55556900d3b0_0, 0, 1;
    %jmp T_93.9;
T_93.6 ;
    %load/vec4 v0x55556900c5c0_0;
    %store/vec4 v0x55556900d3b0_0, 0, 1;
    %jmp T_93.9;
T_93.7 ;
    %load/vec4 v0x55556900c5c0_0;
    %inv;
    %store/vec4 v0x55556900d3b0_0, 0, 1;
    %jmp T_93.9;
T_93.9 ;
    %pop/vec4 1;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x55556900ca10_0;
    %load/vec4 v0x55556900cce0_0;
    %or;
    %store/vec4 v0x55556900d3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556900c690_0, 0, 1;
T_93.1 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x55556900a420;
T_94 ;
    %wait E_0x555568ba8610;
    %load/vec4 v0x55556900a980_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_94.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_94.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_94.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_94.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_94.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_94.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_94.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_94.8, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.10;
T_94.0 ;
    %load/vec4 v0x55556900a7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_94.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_94.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_94.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_94.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_94.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_94.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_94.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_94.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.20;
T_94.11 ;
    %load/vec4 v0x55556900a890_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_94.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_94.22, 8;
T_94.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_94.22, 8;
 ; End of false expr.
    %blend;
T_94.22;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.20;
T_94.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.20;
T_94.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.20;
T_94.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.20;
T_94.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.20;
T_94.16 ;
    %load/vec4 v0x55556900a890_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_94.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_94.24, 8;
T_94.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_94.24, 8;
 ; End of false expr.
    %blend;
T_94.24;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.20;
T_94.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.20;
T_94.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.20;
T_94.20 ;
    %pop/vec4 1;
    %jmp T_94.10;
T_94.1 ;
    %load/vec4 v0x55556900a7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_94.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_94.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_94.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_94.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_94.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_94.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_94.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_94.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.34;
T_94.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.34;
T_94.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.34;
T_94.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.34;
T_94.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.34;
T_94.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.34;
T_94.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.34;
T_94.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.34;
T_94.32 ;
    %load/vec4 v0x55556900a890_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_94.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_94.36, 8;
T_94.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_94.36, 8;
 ; End of false expr.
    %blend;
T_94.36;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.34;
T_94.34 ;
    %pop/vec4 1;
    %jmp T_94.10;
T_94.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.10;
T_94.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.10;
T_94.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.10;
T_94.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.10;
T_94.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.10;
T_94.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.10;
T_94.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556900a6f0_0, 0, 4;
    %jmp T_94.10;
T_94.10 ;
    %pop/vec4 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x555569010340;
T_95 ;
    %wait E_0x555568f1a610;
    %load/vec4 v0x5555690130e0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_95.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_95.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_95.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_95.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_95.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_95.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_95.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_95.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555690134a0_0, 0, 32;
    %jmp T_95.9;
T_95.0 ;
    %load/vec4 v0x555569013260_0;
    %store/vec4 v0x5555690134a0_0, 0, 32;
    %jmp T_95.9;
T_95.1 ;
    %load/vec4 v0x555569013260_0;
    %store/vec4 v0x5555690134a0_0, 0, 32;
    %jmp T_95.9;
T_95.2 ;
    %load/vec4 v0x555569013260_0;
    %store/vec4 v0x5555690134a0_0, 0, 32;
    %jmp T_95.9;
T_95.3 ;
    %load/vec4 v0x5555690133d0_0;
    %store/vec4 v0x5555690134a0_0, 0, 32;
    %jmp T_95.9;
T_95.4 ;
    %load/vec4 v0x5555690131a0_0;
    %store/vec4 v0x5555690134a0_0, 0, 32;
    %jmp T_95.9;
T_95.5 ;
    %load/vec4 v0x555569013560_0;
    %store/vec4 v0x5555690134a0_0, 0, 32;
    %jmp T_95.9;
T_95.6 ;
    %load/vec4 v0x555569013560_0;
    %store/vec4 v0x5555690134a0_0, 0, 32;
    %jmp T_95.9;
T_95.7 ;
    %load/vec4 v0x555569013300_0;
    %store/vec4 v0x5555690134a0_0, 0, 32;
    %jmp T_95.9;
T_95.9 ;
    %pop/vec4 1;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x555568e14ab0;
T_96 ;
    %wait E_0x555568aa8c70;
    %load/vec4 v0x555569035910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_96.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_96.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_96.2, 6;
    %load/vec4 v0x555569037b40_0;
    %store/vec4 v0x555569037a70_0, 0, 32;
    %jmp T_96.4;
T_96.0 ;
    %load/vec4 v0x555569037b40_0;
    %store/vec4 v0x555569037a70_0, 0, 32;
    %jmp T_96.4;
T_96.1 ;
    %load/vec4 v0x555569035f10_0;
    %store/vec4 v0x555569037a70_0, 0, 32;
    %jmp T_96.4;
T_96.2 ;
    %load/vec4 v0x555569035760_0;
    %store/vec4 v0x555569037a70_0, 0, 32;
    %jmp T_96.4;
T_96.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5555690359d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_96.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_96.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_96.7, 6;
    %load/vec4 v0x555569037db0_0;
    %store/vec4 v0x555569037ce0_0, 0, 32;
    %jmp T_96.9;
T_96.5 ;
    %load/vec4 v0x555569037db0_0;
    %store/vec4 v0x555569037ce0_0, 0, 32;
    %jmp T_96.9;
T_96.6 ;
    %load/vec4 v0x555569035f10_0;
    %store/vec4 v0x555569037ce0_0, 0, 32;
    %jmp T_96.9;
T_96.7 ;
    %load/vec4 v0x555569035760_0;
    %store/vec4 v0x555569037ce0_0, 0, 32;
    %jmp T_96.9;
T_96.9 ;
    %pop/vec4 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x555568e14ab0;
T_97 ;
    %wait E_0x555568f373e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555569037250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555690362d0_0, 0, 1;
    %load/vec4 v0x555569035d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555690362d0_0, 0, 1;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x555569036130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x555569035bf0_0;
    %load/vec4 v0x555569034f30_0;
    %cmp/ne;
    %jmp/0xz  T_97.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555690362d0_0, 0, 1;
    %load/vec4 v0x555569034f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %load/vec4 v0x555569035420_0;
    %store/vec4 v0x555569037250_0, 0, 32;
    %jmp T_97.7;
T_97.6 ;
    %load/vec4 v0x555569035b30_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555569037250_0, 0, 32;
T_97.7 ;
T_97.4 ;
    %jmp T_97.3;
T_97.2 ;
    %load/vec4 v0x555569037800_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_97.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x555569037800_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_97.10;
    %jmp/0xz  T_97.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555690362d0_0, 0, 1;
    %load/vec4 v0x555569035420_0;
    %store/vec4 v0x555569037250_0, 0, 32;
T_97.8 ;
T_97.3 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x555568cee1d0;
T_98 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555568f0f420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568ead7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568eaabf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568eabc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568ead710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568eae7e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568eaacb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568eae740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eafd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eb0230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eafc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ead120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eb02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eb1120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555568eaa300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eb11c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568ead080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555685a1da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a1e40_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x555568f6ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a1f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568eafd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eb0230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eafc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568ead120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eb02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eb1120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568eb11c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568ead7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568eaabf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568eabc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568ead710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568eae7e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568eaacb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568eae740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555568eaa300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568ead080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555685a1da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555685a1e40_0, 0;
    %jmp T_98.3;
T_98.2 ;
    %load/vec4 v0x555568eaa240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %jmp T_98.5;
T_98.4 ;
    %load/vec4 v0x555568f6a900_0;
    %assign/vec4 v0x555568ead7b0_0, 0;
    %load/vec4 v0x555568ceeaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568eaabf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568eabc20_0, 0;
    %jmp T_98.7;
T_98.6 ;
    %load/vec4 v0x555568f0e7a0_0;
    %assign/vec4 v0x555568eaabf0_0, 0;
    %load/vec4 v0x555568e63700_0;
    %assign/vec4 v0x555568eabc20_0, 0;
T_98.7 ;
    %load/vec4 v0x555568f6ad80_0;
    %assign/vec4 v0x555568ead710_0, 0;
    %load/vec4 v0x555568f0e700_0;
    %assign/vec4 v0x555568eae7e0_0, 0;
    %load/vec4 v0x555568e63640_0;
    %assign/vec4 v0x555568eaacb0_0, 0;
    %load/vec4 v0x555568f0f340_0;
    %assign/vec4 v0x555568eae740_0, 0;
    %load/vec4 v0x555568f6b0c0_0;
    %assign/vec4 v0x5555685a1f00_0, 0;
    %load/vec4 v0x555568ceeaa0_0;
    %assign/vec4 v0x555568eafd00_0, 0;
    %load/vec4 v0x555568ceb780_0;
    %assign/vec4 v0x555568eb0230_0, 0;
    %load/vec4 v0x555568ceea00_0;
    %assign/vec4 v0x555568eafc40_0, 0;
    %load/vec4 v0x555568cebfb0_0;
    %assign/vec4 v0x555568ead120_0, 0;
    %load/vec4 v0x555568ceb840_0;
    %assign/vec4 v0x555568eb02d0_0, 0;
    %load/vec4 v0x555568cec700_0;
    %assign/vec4 v0x555568eb1120_0, 0;
    %load/vec4 v0x555568ceda80_0;
    %assign/vec4 v0x555568eaa300_0, 0;
    %load/vec4 v0x555568f6b180_0;
    %assign/vec4 v0x5555685a1fa0_0, 0;
    %load/vec4 v0x555568cec7c0_0;
    %assign/vec4 v0x555568eb11c0_0, 0;
    %load/vec4 v0x555568cebed0_0;
    %assign/vec4 v0x555568ead080_0, 0;
    %load/vec4 v0x555568f84240_0;
    %assign/vec4 v0x5555685a1da0_0, 0;
    %load/vec4 v0x555568f84320_0;
    %assign/vec4 v0x5555685a1e40_0, 0;
T_98.5 ;
T_98.3 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555568e86640;
T_99 ;
    %wait E_0x555568f19d70;
    %load/vec4 v0x555568e91330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_99.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_99.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_99.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_99.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_99.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_99.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_99.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_99.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_99.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_99.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.0 ;
    %load/vec4 v0x555568e9c970_0;
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.1 ;
    %load/vec4 v0x555568f31510_0;
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555568f5ee10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555568f482a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.4 ;
    %load/vec4 v0x555568f315b0_0;
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.5 ;
    %load/vec4 v0x555568e7a770_0;
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.6 ;
    %load/vec4 v0x555568e9ca80_0;
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.7 ;
    %load/vec4 v0x555568e6f070_0;
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.8 ;
    %load/vec4 v0x555568f3cc10_0;
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.9 ;
    %load/vec4 v0x555568f3cb50_0;
    %store/vec4 v0x555568e7a6b0_0, 0, 32;
    %jmp T_99.11;
T_99.11 ;
    %pop/vec4 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x555568e89ec0;
T_100 ;
    %wait E_0x555568f38b00;
    %load/vec4 v0x555568ef72e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_100.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_100.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_100.2, 6;
    %load/vec4 v0x555568ec9920_0;
    %store/vec4 v0x555568e36e30_0, 0, 32;
    %jmp T_100.4;
T_100.0 ;
    %load/vec4 v0x555568ec9920_0;
    %store/vec4 v0x555568e36e30_0, 0, 32;
    %jmp T_100.4;
T_100.1 ;
    %load/vec4 v0x555568e4d9f0_0;
    %store/vec4 v0x555568e36e30_0, 0, 32;
    %jmp T_100.4;
T_100.2 ;
    %load/vec4 v0x555568ef7220_0;
    %store/vec4 v0x555568e36e30_0, 0, 32;
    %jmp T_100.4;
T_100.4 ;
    %pop/vec4 1;
    %load/vec4 v0x555568eebbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_100.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_100.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_100.7, 6;
    %load/vec4 v0x555568ec99c0_0;
    %store/vec4 v0x555568e200f0_0, 0, 32;
    %jmp T_100.9;
T_100.5 ;
    %load/vec4 v0x555568ec99c0_0;
    %store/vec4 v0x555568e200f0_0, 0, 32;
    %jmp T_100.9;
T_100.6 ;
    %load/vec4 v0x555568e4d9f0_0;
    %store/vec4 v0x555568e200f0_0, 0, 32;
    %jmp T_100.9;
T_100.7 ;
    %load/vec4 v0x555568ef7220_0;
    %store/vec4 v0x555568e200f0_0, 0, 32;
    %jmp T_100.9;
T_100.9 ;
    %pop/vec4 1;
    %vpi_func 21 47 "$isunknown" 1, v0x555568e200f0_0 {0 0 0};
    %flag_set/vec4 8;
    %jmp/0xz  T_100.10, 8;
T_100.10 ;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x555568e89ec0;
T_101 ;
    %wait E_0x555568f44930;
    %load/vec4 v0x555568ee0640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_101.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_101.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_101.2, 6;
    %load/vec4 v0x555568e36e30_0;
    %store/vec4 v0x555568e36d70_0, 0, 32;
    %jmp T_101.4;
T_101.0 ;
    %load/vec4 v0x555568e36e30_0;
    %store/vec4 v0x555568e36d70_0, 0, 32;
    %jmp T_101.4;
T_101.1 ;
    %load/vec4 v0x555568ed5030_0;
    %store/vec4 v0x555568e36d70_0, 0, 32;
    %jmp T_101.4;
T_101.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555568e36d70_0, 0, 32;
    %jmp T_101.4;
T_101.4 ;
    %pop/vec4 1;
    %load/vec4 v0x555568ed4f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_101.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_101.6, 6;
    %jmp T_101.7;
T_101.5 ;
    %load/vec4 v0x555568e200f0_0;
    %store/vec4 v0x555568e2b840_0, 0, 32;
    %jmp T_101.7;
T_101.6 ;
    %load/vec4 v0x555568eebca0_0;
    %store/vec4 v0x555568e2b840_0, 0, 32;
    %jmp T_101.7;
T_101.7 ;
    %pop/vec4 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x5555685a90c0;
T_102 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555568d0dd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d08430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d0b780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d07c00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568d08510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0a650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d09e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d09ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d09630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0a710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d096f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0c880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568d0c7a0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x555568d108d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0a650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568d0b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d09e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d09ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d09630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0a710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d096f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0c880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568d0c7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d08430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d0b780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d07c00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568d08510_0, 0;
    %jmp T_102.3;
T_102.2 ;
    %load/vec4 v0x555568d0de40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0x555568d12a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0a650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568d0b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d09e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d09ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d09630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0a710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d096f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568d0c880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568d0c7a0_0, 0;
    %load/vec4 v0x555568d0e5b0_0;
    %assign/vec4 v0x555568d08430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d0b780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d07c00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568d08510_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x555568d0e5b0_0;
    %assign/vec4 v0x555568d08430_0, 0;
    %load/vec4 v0x555568d11940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d0b780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568d07c00_0, 0;
    %jmp T_102.9;
T_102.8 ;
    %load/vec4 v0x55556859cbb0_0;
    %assign/vec4 v0x555568d0b780_0, 0;
    %load/vec4 v0x555568d0bf70_0;
    %assign/vec4 v0x555568d07c00_0, 0;
    %vpi_func 14 108 "$time" 64 {0 0 0};
    %cmpi/u 190, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_102.13, 5;
    %vpi_func 14 108 "$time" 64 {0 0 0};
    %cmpi/u 320, 0, 64;
    %flag_get/vec4 5;
    %and;
T_102.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.12, 9;
    %vpi_func 14 108 "$isunknown" 1, v0x555568d0bf70_0 {0 0 0};
    %and;
T_102.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.10, 8;
T_102.10 ;
T_102.9 ;
    %load/vec4 v0x555568d0e690_0;
    %assign/vec4 v0x555568d08510_0, 0;
    %load/vec4 v0x555568d0f8b0_0;
    %assign/vec4 v0x555568d0a650_0, 0;
    %load/vec4 v0x555568d11940_0;
    %assign/vec4 v0x555568d0b860_0, 0;
    %load/vec4 v0x555568d12a70_0;
    %assign/vec4 v0x555568d09e20_0, 0;
    %load/vec4 v0x555568d0ffe0_0;
    %assign/vec4 v0x555568d09ee0_0, 0;
    %load/vec4 v0x555568d100a0_0;
    %assign/vec4 v0x555568d09630_0, 0;
    %load/vec4 v0x555568d10810_0;
    %assign/vec4 v0x555568d0a710_0, 0;
    %load/vec4 v0x555568d0f7f0_0;
    %assign/vec4 v0x555568d096f0_0, 0;
    %load/vec4 v0x555568d12960_0;
    %assign/vec4 v0x555568d0c880_0, 0;
    %load/vec4 v0x555568d11a00_0;
    %assign/vec4 v0x555568d0c7a0_0, 0;
T_102.7 ;
T_102.5 ;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x5555685a90c0;
T_103 ;
    %wait E_0x555568d16a90;
    %jmp T_103;
    .thread T_103;
    .scope S_0x555569058390;
T_104 ;
    %fork t_21, S_0x555569058770;
    %jmp t_20;
    .scope S_0x555569058770;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555569058970_0, 0, 32;
T_104.0 ; Top of for-loop
    %load/vec4 v0x555569058970_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_104.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555569058970_0;
    %store/vec4a v0x5555690591a0, 4, 0;
T_104.2 ; for-loop step statement
    %load/vec4 v0x555569058970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555569058970_0, 0, 32;
    %jmp T_104.0;
T_104.1 ; for-loop exit label
    %end;
    .scope S_0x555569058390;
t_20 %join;
    %end;
    .thread T_104;
    .scope S_0x555569058390;
T_105 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569059510_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0x555569058e20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555569059430_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555690591a0, 0, 4;
T_105.0 ;
    %load/vec4 v0x555569059510_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x555569058e20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x555569059430_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555690591a0, 4, 5;
T_105.2 ;
    %load/vec4 v0x555569059510_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %load/vec4 v0x555569058e20_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555569059430_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555690591a0, 4, 5;
T_105.4 ;
    %load/vec4 v0x555569059510_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.6, 8;
    %load/vec4 v0x555569058e20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555569059430_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555690591a0, 4, 5;
T_105.6 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x5555690596f0;
T_106 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569059b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555690598a0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x555569059a40_0;
    %assign/vec4 v0x5555690598a0_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x55556905ba10;
T_107 ;
    %wait E_0x555569058660;
    %load/vec4 v0x55556905c920_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_107.3, 11;
    %load/vec4 v0x55556905c880_0;
    %and;
T_107.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_107.2, 10;
    %load/vec4 v0x55556905c610_0;
    %and;
T_107.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_107.1, 9;
    %load/vec4 v0x55556905c440_0;
    %nor/r;
    %and;
T_107.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_107.0, 8;
    %load/vec4 v0x55556905c4e0_0;
    %nor/r;
    %and;
T_107.0;
    %store/vec4 v0x55556905cb50_0, 0, 1;
    %load/vec4 v0x55556905c7c0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55556905be10_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556905cd00_0, 0, 32;
    %load/vec4 v0x55556905cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v0x55556905c6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_107.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_107.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_107.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556905cd00_0, 0, 32;
    %jmp T_107.10;
T_107.6 ;
    %load/vec4 v0x55556905be10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_107.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_107.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_107.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_107.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556905cd00_0, 0, 32;
    %jmp T_107.16;
T_107.11 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55556905cab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556905cd00_0, 0, 32;
    %jmp T_107.16;
T_107.12 ;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556905cab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55556905cd00_0, 0, 32;
    %jmp T_107.16;
T_107.13 ;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55556905cab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55556905cd00_0, 0, 32;
    %jmp T_107.16;
T_107.14 ;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %load/vec4 v0x55556905cab0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55556905cd00_0, 0, 32;
    %jmp T_107.16;
T_107.16 ;
    %pop/vec4 1;
    %jmp T_107.10;
T_107.7 ;
    %load/vec4 v0x55556905be10_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_107.17, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556905cab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556905cd00_0, 0, 32;
    %jmp T_107.18;
T_107.17 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %load/vec4 v0x55556905cab0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55556905cd00_0, 0, 32;
T_107.18 ;
    %jmp T_107.10;
T_107.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55556905cde0_0, 0, 32;
    %load/vec4 v0x55556905cab0_0;
    %store/vec4 v0x55556905cd00_0, 0, 32;
    %jmp T_107.10;
T_107.10 ;
    %pop/vec4 1;
T_107.4 ;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x55556905ba10;
T_108 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x55556905ca10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556905c2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556905c190_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55556905bff0_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55556905bf10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556905c0b0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x55556905cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x55556905c7c0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_108.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_108.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_108.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_108.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_108.8, 6;
    %jmp T_108.10;
T_108.4 ;
    %load/vec4 v0x55556905c2c0_0;
    %load/vec4 v0x55556905cde0_0;
    %inv;
    %and;
    %load/vec4 v0x55556905cd00_0;
    %load/vec4 v0x55556905cde0_0;
    %and;
    %or;
    %assign/vec4 v0x55556905c2c0_0, 0;
    %jmp T_108.10;
T_108.5 ;
    %load/vec4 v0x55556905c190_0;
    %load/vec4 v0x55556905cde0_0;
    %inv;
    %and;
    %load/vec4 v0x55556905cd00_0;
    %load/vec4 v0x55556905cde0_0;
    %and;
    %or;
    %assign/vec4 v0x55556905c190_0, 0;
    %jmp T_108.10;
T_108.6 ;
    %load/vec4 v0x55556905bff0_0;
    %load/vec4 v0x55556905cde0_0;
    %inv;
    %and;
    %load/vec4 v0x55556905cd00_0;
    %load/vec4 v0x55556905cde0_0;
    %and;
    %or;
    %assign/vec4 v0x55556905bff0_0, 0;
    %jmp T_108.10;
T_108.7 ;
    %load/vec4 v0x55556905bf10_0;
    %load/vec4 v0x55556905cde0_0;
    %inv;
    %and;
    %load/vec4 v0x55556905cd00_0;
    %load/vec4 v0x55556905cde0_0;
    %and;
    %or;
    %assign/vec4 v0x55556905bf10_0, 0;
    %jmp T_108.10;
T_108.8 ;
    %load/vec4 v0x55556905c0b0_0;
    %load/vec4 v0x55556905cde0_0;
    %inv;
    %and;
    %load/vec4 v0x55556905cd00_0;
    %load/vec4 v0x55556905cde0_0;
    %and;
    %or;
    %assign/vec4 v0x55556905c0b0_0, 0;
    %jmp T_108.10;
T_108.10 ;
    %pop/vec4 1;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555569057c60;
T_109 ;
    %wait E_0x555569058320;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556905f940_0, 0, 1;
    %load/vec4 v0x555569060f30_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_109.2, 4;
    %load/vec4 v0x55556905e9c0_0;
    %and;
T_109.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v0x55556905f3d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_109.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_109.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_109.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556905f940_0, 0, 1;
    %jmp T_109.7;
T_109.3 ;
    %load/vec4 v0x55556905f020_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55556905f940_0, 0, 1;
    %jmp T_109.7;
T_109.4 ;
    %load/vec4 v0x55556905f020_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55556905f940_0, 0, 1;
    %jmp T_109.7;
T_109.5 ;
    %load/vec4 v0x55556905f020_0;
    %parti/s 2, 0, 2;
    %or/r;
    %store/vec4 v0x55556905f940_0, 0, 1;
    %jmp T_109.7;
T_109.7 ;
    %pop/vec4 1;
T_109.0 ;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x555569057c60;
T_110 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x55556905f680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555569060f30_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x55556905fa00_0;
    %assign/vec4 v0x555569060f30_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x555569057c60;
T_111 ;
Ewait_1 .event/or E_0x555569058270, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555569060f30_0;
    %store/vec4 v0x55556905fa00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555569060640_0, 0, 1;
    %load/vec4 v0x555569060f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_111.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_111.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_111.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556905fa00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555569060640_0, 0, 1;
    %jmp T_111.4;
T_111.0 ;
    %load/vec4 v0x55556905f2a0_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_111.10, 12;
    %load/vec4 v0x55556905f160_0;
    %nor/r;
    %and;
T_111.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_111.9, 11;
    %load/vec4 v0x55556905f200_0;
    %nor/r;
    %and;
T_111.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_111.8, 10;
    %load/vec4 v0x55556905f940_0;
    %and;
T_111.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_111.7, 9;
    %load/vec4 v0x55556905f540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_111.11, 9;
    %load/vec4 v0x55556905f5e0_0;
    %or;
T_111.11;
    %and;
T_111.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555569060640_0, 0, 1;
    %load/vec4 v0x55556905f540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556905fa00_0, 0, 2;
    %jmp T_111.13;
T_111.12 ;
    %load/vec4 v0x55556905f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556905fa00_0, 0, 2;
T_111.14 ;
T_111.13 ;
T_111.5 ;
    %jmp T_111.4;
T_111.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555569060640_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556905fa00_0, 0, 2;
    %jmp T_111.4;
T_111.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555569060640_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556905fa00_0, 0, 2;
    %jmp T_111.4;
T_111.4 ;
    %pop/vec4 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x555569057c60;
T_112 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569060f30_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_112.2, 4;
    %load/vec4 v0x55556905fa00_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/1 T_112.3, 4;
    %load/vec4 v0x55556905fa00_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_112.3;
    %and;
T_112.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x55556905e680_0;
    %assign/vec4 v0x55556905ef80_0, 0;
    %load/vec4 v0x55556905f020_0;
    %parti/s 30, 2, 3;
    %addi 1, 0, 30;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5555690606e0_0, 0;
    %load/vec4 v0x55556905f720_0;
    %assign/vec4 v0x555569060e50_0, 0;
    %load/vec4 v0x55556905f3d0_0;
    %assign/vec4 v0x555569060bd0_0, 0;
    %load/vec4 v0x55556905f020_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x555569060d70_0, 0;
    %load/vec4 v0x55556905f5e0_0;
    %assign/vec4 v0x555569060cb0_0, 0;
T_112.0 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x555569057c60;
T_113 ;
    %wait E_0x5555690581c0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %load/vec4 v0x55556905f720_0;
    %store/vec4 v0x55556905e750_0, 0, 32;
    %load/vec4 v0x55556905f880_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_113.4, 11;
    %load/vec4 v0x55556905ea90_0;
    %and;
T_113.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_113.3, 10;
    %load/vec4 v0x55556905f940_0;
    %nor/r;
    %and;
T_113.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0x555569060f30_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_113.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %load/vec4 v0x55556905f3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_113.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_113.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_113.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %jmp T_113.9;
T_113.5 ;
    %load/vec4 v0x55556905f020_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_113.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_113.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_113.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_113.13, 6;
    %jmp T_113.14;
T_113.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %jmp T_113.14;
T_113.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %jmp T_113.14;
T_113.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %jmp T_113.14;
T_113.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %jmp T_113.14;
T_113.14 ;
    %pop/vec4 1;
    %load/vec4 v0x55556905f720_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v0x55556905e750_0, 0, 32;
    %jmp T_113.9;
T_113.6 ;
    %load/vec4 v0x55556905f020_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.15, 8;
    %load/vec4 v0x55556905f020_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_113.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_113.18, 6;
    %jmp T_113.19;
T_113.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %jmp T_113.19;
T_113.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %jmp T_113.19;
T_113.19 ;
    %pop/vec4 1;
    %load/vec4 v0x55556905f720_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v0x55556905e750_0, 0, 32;
T_113.15 ;
    %jmp T_113.9;
T_113.7 ;
    %load/vec4 v0x55556905f020_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_113.20, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %load/vec4 v0x55556905f720_0;
    %store/vec4 v0x55556905e750_0, 0, 32;
T_113.20 ;
    %jmp T_113.9;
T_113.9 ;
    %pop/vec4 1;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x555569060f30_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_113.27, 4;
    %load/vec4 v0x55556905f940_0;
    %and;
T_113.27;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_113.26, 11;
    %load/vec4 v0x55556905f5e0_0;
    %and;
T_113.26;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_113.25, 10;
    %load/vec4 v0x55556905f2a0_0;
    %and;
T_113.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.24, 9;
    %load/vec4 v0x55556905f3d0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_113.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.22, 8;
    %load/vec4 v0x55556905f020_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_113.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_113.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_113.30, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %jmp T_113.32;
T_113.28 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %load/vec4 v0x55556905f720_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55556905e750_0, 0, 32;
    %jmp T_113.32;
T_113.29 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %load/vec4 v0x55556905f720_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55556905e750_0, 0, 32;
    %jmp T_113.32;
T_113.30 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %load/vec4 v0x55556905f720_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55556905e750_0, 0, 32;
    %jmp T_113.32;
T_113.32 ;
    %pop/vec4 1;
    %jmp T_113.23;
T_113.22 ;
    %load/vec4 v0x555569060f30_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_113.35, 4;
    %load/vec4 v0x555569060bd0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_113.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.33, 8;
    %load/vec4 v0x555569060d70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_113.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_113.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_113.38, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %jmp T_113.40;
T_113.36 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555569060e50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556905e750_0, 0, 32;
    %jmp T_113.40;
T_113.37 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555569060e50_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556905e750_0, 0, 32;
    %jmp T_113.40;
T_113.38 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55556905e590_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555569060e50_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556905e750_0, 0, 32;
    %jmp T_113.40;
T_113.40 ;
    %pop/vec4 1;
T_113.33 ;
T_113.23 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x555569057c60;
T_114 ;
    %wait E_0x555568f19970;
    %load/vec4 v0x555569060f30_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_114.2, 4;
    %load/vec4 v0x555569060bd0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_114.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %load/vec4 v0x555569060d70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_114.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_114.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_114.5, 6;
    %load/vec4 v0x55556905e680_0;
    %store/vec4 v0x55556905fae0_0, 0, 32;
    %jmp T_114.7;
T_114.3 ;
    %load/vec4 v0x55556905e680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55556905ef80_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556905fae0_0, 0, 32;
    %jmp T_114.7;
T_114.4 ;
    %load/vec4 v0x55556905e680_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55556905ef80_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556905fae0_0, 0, 32;
    %jmp T_114.7;
T_114.5 ;
    %load/vec4 v0x55556905e680_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55556905ef80_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556905fae0_0, 0, 32;
    %jmp T_114.7;
T_114.7 ;
    %pop/vec4 1;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x55556905e680_0;
    %store/vec4 v0x55556905fae0_0, 0, 32;
T_114.1 ;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x555569057c60;
T_115 ;
    %wait E_0x555568e7c1a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556905f7c0_0, 0, 32;
    %load/vec4 v0x55556905ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %load/vec4 v0x55556905f020_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_115.2, 4;
    %load/vec4 v0x55556905e400_0;
    %store/vec4 v0x55556905f7c0_0, 0, 32;
    %jmp T_115.3;
T_115.2 ;
    %load/vec4 v0x55556905f020_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_115.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_115.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_115.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_115.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_115.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556905f7c0_0, 0, 32;
    %jmp T_115.10;
T_115.4 ;
    %load/vec4 v0x55556905e330_0;
    %store/vec4 v0x55556905f7c0_0, 0, 32;
    %jmp T_115.10;
T_115.5 ;
    %load/vec4 v0x55556905e260_0;
    %store/vec4 v0x55556905f7c0_0, 0, 32;
    %jmp T_115.10;
T_115.6 ;
    %load/vec4 v0x55556905e120_0;
    %store/vec4 v0x55556905f7c0_0, 0, 32;
    %jmp T_115.10;
T_115.7 ;
    %load/vec4 v0x55556905e060_0;
    %store/vec4 v0x55556905f7c0_0, 0, 32;
    %jmp T_115.10;
T_115.8 ;
    %load/vec4 v0x55556905e1c0_0;
    %store/vec4 v0x55556905f7c0_0, 0, 32;
    %jmp T_115.10;
T_115.10 ;
    %pop/vec4 1;
T_115.3 ;
T_115.0 ;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x555569057c60;
T_116 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x55556905f680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555569060560_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x55556905f7c0_0;
    %assign/vec4 v0x555569060560_0, 0;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x555569057c60;
T_117 ;
    %wait E_0x555568d16a90;
    %jmp T_117;
    .thread T_117;
    .scope S_0x555568e9aaa0;
T_118 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555568e92d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568e8baf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568e8e070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568e8cb40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568e8ca80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8e630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8e570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568e8b460_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x555568e955a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8f520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555568e8b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8e630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555568e8e570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555568e8b460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568e8baf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568e8e070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555568e8cb40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555568e8ca80_0, 0;
    %jmp T_118.3;
T_118.2 ;
    %load/vec4 v0x555568e8df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.4, 8;
    %jmp T_118.5;
T_118.4 ;
    %load/vec4 v0x555568e91c80_0;
    %assign/vec4 v0x555568e8baf0_0, 0;
    %load/vec4 v0x5555685a57f0_0;
    %assign/vec4 v0x555568e8e070_0, 0;
    %load/vec4 v0x555568e92cb0_0;
    %assign/vec4 v0x555568e8cb40_0, 0;
    %load/vec4 v0x555568e91d20_0;
    %assign/vec4 v0x555568e8ca80_0, 0;
    %load/vec4 v0x555568e94570_0;
    %assign/vec4 v0x555568e8f520_0, 0;
    %load/vec4 v0x555568e97090_0;
    %assign/vec4 v0x555568e8b3c0_0, 0;
    %load/vec4 v0x555568e95500_0;
    %assign/vec4 v0x555568e8ba50_0, 0;
    %load/vec4 v0x555568e981b0_0;
    %assign/vec4 v0x555568e8e630_0, 0;
    %load/vec4 v0x555568e944d0_0;
    %assign/vec4 v0x555568e8f460_0, 0;
    %load/vec4 v0x555568e980c0_0;
    %assign/vec4 v0x555568e8e570_0, 0;
    %load/vec4 v0x555568e97130_0;
    %assign/vec4 v0x555568e8b460_0, 0;
T_118.5 ;
T_118.3 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x555568d12130;
T_119 ;
    %wait E_0x555568ca1260;
    %load/vec4 v0x555569062030_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_119.0, 4;
    %load/vec4 v0x555569066e90_0;
    %store/vec4 v0x555569066f30_0, 0, 32;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x555569066dd0_0;
    %store/vec4 v0x555569066f30_0, 0, 32;
T_119.1 ;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x555568d12130;
T_120 ;
    %wait E_0x555568f25e00;
    %load/vec4 v0x5555690678b0_0;
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %load/vec4 v0x555569067240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_120.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_120.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_120.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_120.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_120.4, 6;
    %load/vec4 v0x5555690678b0_0;
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.6;
T_120.0 ;
    %load/vec4 v0x555569061cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_120.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_120.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_120.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_120.10, 6;
    %jmp T_120.11;
T_120.7 ;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.11;
T_120.8 ;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.11;
T_120.9 ;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.11;
T_120.10 ;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.11;
T_120.11 ;
    %pop/vec4 1;
    %jmp T_120.6;
T_120.1 ;
    %load/vec4 v0x555569061cd0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_120.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_120.13, 6;
    %jmp T_120.14;
T_120.12 ;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.14;
T_120.13 ;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.14;
T_120.14 ;
    %pop/vec4 1;
    %jmp T_120.6;
T_120.2 ;
    %load/vec4 v0x5555690678b0_0;
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.6;
T_120.3 ;
    %load/vec4 v0x555569061cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_120.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_120.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_120.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_120.18, 6;
    %jmp T_120.19;
T_120.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.19;
T_120.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.19;
T_120.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.19;
T_120.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.19;
T_120.19 ;
    %pop/vec4 1;
    %jmp T_120.6;
T_120.4 ;
    %load/vec4 v0x555569061cd0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_120.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_120.21, 6;
    %jmp T_120.22;
T_120.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.22;
T_120.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555690678b0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555690690a0_0, 0, 32;
    %jmp T_120.22;
T_120.22 ;
    %pop/vec4 1;
    %jmp T_120.6;
T_120.6 ;
    %pop/vec4 1;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x555568d12130;
T_121 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569063440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555569068f20_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x555569068f20_0;
    %nor/r;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_121.8, 13;
    %load/vec4 v0x5555690674c0_0;
    %and;
T_121.8;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_121.7, 12;
    %load/vec4 v0x5555690671a0_0;
    %nor/r;
    %and;
T_121.7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_121.6, 11;
    %load/vec4 v0x5555690675b0_0;
    %nor/r;
    %and;
T_121.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_121.5, 10;
    %load/vec4 v0x555569067380_0;
    %nor/r;
    %and;
T_121.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.4, 9;
    %load/vec4 v0x555569067100_0;
    %pushi/vec4 4294967292, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_121.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555569068f20_0, 0;
T_121.2 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x555568d12130;
T_122 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569063440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555569068fe0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x555569068f20_0;
    %assign/vec4 v0x555569068fe0_0, 0;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x555568d12130;
T_123 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555569061db0_0, 0, 32;
    %end;
    .thread T_123;
    .scope S_0x555568d12130;
T_124 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555569061e90_0, 0, 32;
    %end;
    .thread T_124;
    .scope S_0x555568d12130;
T_125 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569063440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555569061db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555569061e90_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x555569061e90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555569061e90_0, 0;
    %load/vec4 v0x555569067a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0x555569061db0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555569061db0_0, 0;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x555568d12130;
T_126 ;
    %wait E_0x555568d16a90;
    %jmp T_126;
    .thread T_126;
    .scope S_0x555568d12130;
T_127 ;
    %wait E_0x555568d16a90;
    %jmp T_127;
    .thread T_127;
    .scope S_0x555568d12130;
T_128 ;
    %wait E_0x555568d16a90;
    %load/vec4 v0x555569063440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555569068d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555569068cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555569068e60_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x555569068e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
T_128.2 ;
    %load/vec4 v0x555569065b30_0;
    %assign/vec4 v0x555569068d80_0, 0;
    %load/vec4 v0x555569064270_0;
    %assign/vec4 v0x555569068cc0_0, 0;
    %load/vec4 v0x555569063120_0;
    %assign/vec4 v0x555569068e60_0, 0;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x555568d12130;
T_129 ;
    %wait E_0x555568d16a90;
    %jmp T_129;
    .thread T_129;
    .scope S_0x555568d12130;
T_130 ;
    %wait E_0x555568d16a90;
    %jmp T_130;
    .thread T_130;
    .scope S_0x555568f8f280;
T_131 ;
    %wait E_0x555568b8e6f0;
    %load/vec4 v0x55556906a9e0_0;
    %parti/s 9, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55556906a2c0_0, 4, 9;
    %load/vec4 v0x55556906a940_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55556906a2c0_0, 4, 1;
    %jmp T_131;
    .thread T_131, $push;
# The file index is used to find the file name in the following table.
:file_names 34;
    "N/A";
    "<interactive>";
    "-";
    "./../00_src/PC.sv";
    "./../00_src/lsu.sv";
    "./../00_src/dmem.sv";
    "./../00_src/input_buffer.sv";
    "./../00_src/output_buffer.sv";
    "./../00_src/input_mux.sv";
    "./../00_src/output_mux.sv";
    "./../00_src/mux2_1.sv";
    "./../01_bench/tbench.sv";
    "./../01_bench/driver.sv";
    "./../00_src/pipelined.sv";
    "./../00_src/ex_mem_reg.sv";
    "./../00_src/forwarding_unit.sv";
    "./../00_src/hazard_unit.sv";
    "./../00_src/id_ex_reg.sv";
    "./../00_src/if_id_reg.sv";
    "./../00_src/i_mem.sv";
    "./../00_src/mem_wb_reg.sv";
    "./../00_src/stage_ex.sv";
    "./../00_src/alu.sv";
    "./../00_src/FA_32bit.sv";
    "./../00_src/stage_id.sv";
    "./../00_src/brc.sv";
    "./../00_src/control_unit.sv";
    "./../00_src/imm_gen.sv";
    "./../00_src/regfile.sv";
    "./../00_src/stage_if.sv";
    "./../00_src/stage_mem.sv";
    "./../01_bench/scoreboard.sv";
    "./../00_src/wrapper.sv";
    "./../00_src/clock_10M.sv";
