Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 20 12:23:32 2022
| Host         : DESKTOP-GS26EEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SENSOR (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_P3/FSM_onehot_current_state_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.547ns  (logic 4.364ns (51.062%)  route 4.183ns (48.938%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.841     1.297    Inst_P3/LUZ_A[0]
    SLICE_X1Y103         LUT3 (Prop_lut3_I1_O)        0.152     1.449 r  Inst_P3/LUZ_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.341     4.791    LUZ_R_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.756     8.547 r  LUZ_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.547    LUZ_R[1]
    V14                                                               r  LUZ_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LUZ_V[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 4.009ns (65.758%)  route 2.087ns (34.242%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y104         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           2.087     2.543    LUZ_V_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.096 r  LUZ_V_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.096    LUZ_V[0]
    J13                                                               r  LUZ_V[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 3.976ns (65.545%)  route 2.090ns (34.455%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[2]/Q
                         net (fo=3, routed)           2.090     2.546    LUZ_R_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.067 r  LUZ_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.067    LUZ_R[0]
    H17                                                               r  LUZ_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.689ns  (logic 3.991ns (70.158%)  route 1.698ns (29.842%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           1.698     2.154    LUZ_A_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.689 r  LUZ_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.689    LUZ_A[0]
    K15                                                               r  LUZ_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.596ns  (logic 1.631ns (35.486%)  route 2.965ns (64.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.425    Inst_P3/RESET_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     3.549 r  Inst_P3/FSM_onehot_current_state[4]_i_1/O
                         net (fo=3, routed)           1.047     4.596    Inst_P3/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X0Y104         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.596ns  (logic 1.631ns (35.486%)  route 2.965ns (64.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.425    Inst_P3/RESET_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     3.549 r  Inst_P3/FSM_onehot_current_state[4]_i_1/O
                         net (fo=3, routed)           1.047     4.596    Inst_P3/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.596ns  (logic 1.631ns (35.486%)  route 2.965ns (64.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.425    Inst_P3/RESET_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     3.549 r  Inst_P3/FSM_onehot_current_state[4]_i_1/O
                         net (fo=3, routed)           1.047     4.596    Inst_P3/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.164ns  (logic 1.604ns (38.523%)  route 2.560ns (61.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  SENSOR (IN)
                         net (fo=0)                   0.000     0.000    SENSOR
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SENSOR_IBUF_inst/O
                         net (fo=2, routed)           2.017     3.497    Inst_P3/SENSOR_IBUF
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.124     3.621 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=3, routed)           0.543     4.164    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y104         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.164ns  (logic 1.604ns (38.523%)  route 2.560ns (61.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  SENSOR (IN)
                         net (fo=0)                   0.000     0.000    SENSOR
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SENSOR_IBUF_inst/O
                         net (fo=2, routed)           2.017     3.497    Inst_P3/SENSOR_IBUF
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.124     3.621 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=3, routed)           0.543     4.164    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.164ns  (logic 1.604ns (38.523%)  route 2.560ns (61.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  SENSOR (IN)
                         net (fo=0)                   0.000     0.000    SENSOR
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SENSOR_IBUF_inst/O
                         net (fo=2, routed)           2.017     3.497    Inst_P3/SENSOR_IBUF
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.124     3.621 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=3, routed)           0.543     4.164    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.226%)  route 0.151ns (51.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[2]/Q
                         net (fo=3, routed)           0.151     0.292    Inst_P3/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y104         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.786%)  route 0.196ns (58.214%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.196     0.337    Inst_P3/LUZ_A[0]
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.029%)  route 0.211ns (59.971%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y104         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.211     0.352    Inst_P3/LUZ_V[0]
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.186ns (35.405%)  route 0.339ns (64.595%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y104         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.153     0.294    Inst_P3/LUZ_V[0]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.045     0.339 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=3, routed)           0.187     0.525    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y104         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.186ns (35.405%)  route 0.339ns (64.595%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y104         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.153     0.294    Inst_P3/LUZ_V[0]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.045     0.339 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=3, routed)           0.187     0.525    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.186ns (35.405%)  route 0.339ns (64.595%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y104         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.153     0.294    Inst_P3/LUZ_V[0]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.045     0.339 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=3, routed)           0.187     0.525    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.506ns  (logic 0.320ns (21.224%)  route 1.186ns (78.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.053    Inst_P3/RESET_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.098 r  Inst_P3/FSM_onehot_current_state[4]_i_1/O
                         net (fo=3, routed)           0.407     1.506    Inst_P3/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X0Y104         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.506ns  (logic 0.320ns (21.224%)  route 1.186ns (78.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.053    Inst_P3/RESET_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.098 r  Inst_P3/FSM_onehot_current_state[4]_i_1/O
                         net (fo=3, routed)           0.407     1.506    Inst_P3/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.506ns  (logic 0.320ns (21.224%)  route 1.186ns (78.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.053    Inst_P3/RESET_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.098 r  Inst_P3/FSM_onehot_current_state[4]_i_1/O
                         net (fo=3, routed)           0.407     1.506    Inst_P3/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.377ns (80.026%)  route 0.344ns (19.974%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.344     0.485    LUZ_A_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.721 r  LUZ_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.721    LUZ_A[0]
    K15                                                               r  LUZ_A[0] (OUT)
  -------------------------------------------------------------------    -------------------





