Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Feb 22 14:10:27 2025
| Host         : RyuBAI-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           39 |
| Yes          | No                    | No                     |             131 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             269 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal |                                                                                     Enable Signal                                                                                     |                                                                       Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_100_BUFG | gpif2_to_fifo32_i/pktend_i_1_n_0                                                                                                                                                      | gpif2_to_fifo32_i/PLLE2_BASE_inst                                                                                                                            |                1 |              1 |         1.00 |
|  clk_100_BUFG | gpif2_to_fifo32_i/transfer_size_0                                                                                                                                                     | gpif2_to_fifo32_i/PLLE2_BASE_inst                                                                                                                            |                3 |              8 |         2.67 |
|  clk_100_BUFG |                                                                                                                                                                                       | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                5 |             11 |         2.20 |
|  clk_100_BUFG |                                                                                                                                                                                       | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                5 |             13 |         2.60 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                4 |             14 |         3.50 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                  | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                5 |             16 |         3.20 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                5 |             16 |         3.20 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                  | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                3 |             16 |         5.33 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                5 |             16 |         3.20 |
|  clk_100_BUFG |                                                                                                                                                                                       | gpif2_to_fifo32_i/PLLE2_BASE_inst                                                                                                                            |               10 |             21 |         2.10 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                              | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                8 |             26 |         3.25 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                9 |             26 |         2.89 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                              | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                4 |             26 |         6.50 |
|  clk_100_BUFG |                                                                                                                                                                                       | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                8 |             32 |         4.00 |
|  clk_100_BUFG | gpif2_to_fifo32_i/gpif_data_in[31]_i_1_n_0                                                                                                                                            |                                                                                                                                                              |                8 |             32 |         4.00 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready                                                  | gpif2_to_fifo32_i/PLLE2_BASE_inst                                                                                                                            |               10 |             32 |         3.20 |
|  clk_100_BUFG |                                                                                                                                                                                       | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |               11 |             33 |         3.00 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                              |                5 |             33 |         6.60 |
|  clk_100_BUFG | gpif2_to_fifo32_i/slwr_i_1_n_0                                                                                                                                                        | gpif2_to_fifo32_i/PLLE2_BASE_inst                                                                                                                            |               13 |             33 |         2.54 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                              |                9 |             33 |         3.67 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                              |               12 |             33 |         2.75 |
|  clk_100_BUFG | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                8 |             39 |         4.88 |
|  clk_100_BUFG |                                                                                                                                                                                       |                                                                                                                                                              |               30 |             94 |         3.13 |
+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


