<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › regs-s3c2412-mem.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-s3c2412-mem.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/regs-s3c2412-mem.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *	http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2412 memory register definitions</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARM_REGS_S3C2412_MEM</span>
<span class="cp">#define __ASM_ARM_REGS_S3C2412_MEM</span>

<span class="cp">#define S3C2412_MEMREG(x) (S3C24XX_VA_MEMCTRL + (x))</span>
<span class="cp">#define S3C2412_EBIREG(x) (S3C2412_VA_EBI + (x))</span>

<span class="cp">#define S3C2412_SSMCREG(x) (S3C2412_VA_SSMC + (x))</span>
<span class="cp">#define S3C2412_SSMC(x, o) (S3C2412_SSMCREG((x * 0x20) + (o)))</span>

<span class="cp">#define S3C2412_BANKCFG			S3C2412_MEMREG(0x00)</span>
<span class="cp">#define S3C2412_BANKCON1		S3C2412_MEMREG(0x04)</span>
<span class="cp">#define S3C2412_BANKCON2		S3C2412_MEMREG(0x08)</span>
<span class="cp">#define S3C2412_BANKCON3		S3C2412_MEMREG(0x0C)</span>

<span class="cp">#define S3C2412_REFRESH			S3C2412_MEMREG(0x10)</span>
<span class="cp">#define S3C2412_TIMEOUT			S3C2412_MEMREG(0x14)</span>

<span class="cm">/* EBI control registers */</span>

<span class="cp">#define S3C2412_EBI_PR			S3C2412_EBIREG(0x00)</span>
<span class="cp">#define S3C2412_EBI_BANKCFG		S3C2412_EBIREG(0x04)</span>

<span class="cm">/* SSMC control registers */</span>

<span class="cp">#define S3C2412_SSMC_BANK(x)		S3C2412_SSMC(x, 0x00)</span>
<span class="cp">#define S3C2412_SMIDCYR(x)		S3C2412_SSMC(x, 0x00)</span>
<span class="cp">#define S3C2412_SMBWSTRD(x)		S3C2412_SSMC(x, 0x04)</span>
<span class="cp">#define S3C2412_SMBWSTWRR(x)		S3C2412_SSMC(x, 0x08)</span>
<span class="cp">#define S3C2412_SMBWSTOENR(x)		S3C2412_SSMC(x, 0x0C)</span>
<span class="cp">#define S3C2412_SMBWSTWENR(x)		S3C2412_SSMC(x, 0x10)</span>
<span class="cp">#define S3C2412_SMBCR(x)		S3C2412_SSMC(x, 0x14)</span>
<span class="cp">#define S3C2412_SMBSR(x)		S3C2412_SSMC(x, 0x18)</span>
<span class="cp">#define S3C2412_SMBWSTBRDR(x)		S3C2412_SSMC(x, 0x1C)</span>

<span class="cp">#endif </span><span class="cm">/*  __ASM_ARM_REGS_S3C2412_MEM */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
