# NETFLOW
IPV4 AND IPV6
## H∆∞·ªõng d·∫´n TƒÉng k√≠ch th∆∞·ªõc FIFO (3 b∆∞·ªõc)
### B∆∞·ªõc 1: T·∫°o IP Core FIFO M·ªõi
M·ªü project c·ªßa b·∫°n trong Vivado ho·∫∑c ISE.

T√¨m v√† kh·ªüi ch·∫°y c√¥ng c·ª• "FIFO Generator".

T·∫°o m·ªôt IP m·ªõi v·ªõi c√°c th√¥ng s·ªë c·∫•u h√¨nh quan tr·ªçng sau:

Interface Type: Native (ƒë·ªÉ c√≥ c√°c t√≠n hi·ªáu c∆° b·∫£n nh∆∞ din, dout, wr_en, rd_en).

FIFO Implementation: Independent Clocks Block RAM (ho·∫∑c Common Clock n·∫øu b·∫°n ch·∫Øc ch·∫Øn 100% xung nh·ªãp ghi v√† ƒë·ªçc lu√¥n gi·ªëng h·ªát nhau).

Write Width: 72 (bits).

Write Depth: 1536 (ƒê√¢y ch√≠nh l√† gi√° tr·ªã 512 * 3).

Read Mode: Standard FIFO.

Read Width: 72 (bits).

Read Depth: 1536.

Ho√†n t·∫•t qu√° tr√¨nh t·∫°o IP. C√¥ng c·ª• s·∫Ω sinh ra m·ªôt file template .v ho·∫∑c .xci cho b·∫°n. Gi·∫£ s·ª≠ b·∫°n ƒë·∫∑t t√™n cho IP m·ªõi n√†y l√† fifo_72x1536.

### B∆∞·ªõc 2: Thay th·∫ø M√£ ngu·ªìn trong file netflow_cache.v
B√¢y gi·ªù, b·∫°n s·∫Ω x√≥a ho·∫∑c comment kh·ªëi generate c≈© v√† thay b·∫±ng m·ªôt kh·ªëi generate m·ªõi ƒë·ªÉ kh·ªüi t·∫°o IP fifo_72x1536 m√† b·∫°n v·ª´a t·∫°o.

M√£ ngu·ªìn C≈®:
Verilog

// Khoi generate de tao cac instance FIFO (C≈®)
genvar L;
generate
¬† ¬† for (L = 0; L <= 3; L = L + 1) begin : export_fifo
¬† ¬† ¬† ¬† FIFO_SYNC_MACRO # (
¬† ¬† ¬† ¬† ¬† ¬† .DEVICE("VIRTEX5"),
¬† ¬† ¬† ¬† ¬† ¬† .DATA_WIDTH(72),
¬† ¬† ¬† ¬† ¬† ¬† .FIFO_SIZE("36Kb"), // <-- ƒê·ªô s√¢u c≈© t∆∞∆°ng ƒë∆∞∆°ng 512
¬† ¬† ¬† ¬† ¬† ¬† ...
¬† ¬† ¬† ¬† ) FIFO_SYNC_MACRO_inst (
¬† ¬† ¬† ¬† ¬† ¬† .ALMOSTFULL(fifo_full_exp_int[L]),
¬† ¬† ¬† ¬† ¬† ¬† .DO(fifo_out_exp_int[L]),
¬† ¬† ¬† ¬† ¬† ¬† .EMPTY(fifo_empty_exp_int[L]),
¬† ¬† ¬† ¬† ¬† ¬† .CLK(ACLK),
¬† ¬† ¬† ¬† ¬† ¬† .DI(fifo_in_exp_int[L]),
¬† ¬† ¬† ¬† ¬† ¬† .RDEN(fifo_rd_exp_en),
¬† ¬† ¬† ¬† ¬† ¬† .RST(fifo_exp_rst),
¬† ¬† ¬† ¬† ¬† ¬† .WREN(fifo_w_exp_en)
¬† ¬† ¬† ¬† );
¬† ¬† end
endgenerate
M√£ ngu·ªìn M·ªöI:
B·∫°n thay th·∫ø kh·ªëi tr√™n b·∫±ng kh·ªëi d∆∞·ªõi ƒë√¢y. L∆∞u √Ω t√™n c·ªïng c√≥ th·ªÉ h∆°i kh√°c t√πy theo phi√™n b·∫£n IP, b·∫°n c·∫ßn ki·ªÉm tra file template do IP Generator sinh ra.

Verilog

// Khoi generate de tao cac instance FIFO (M·ªöI v·ªõi IP Generator)
genvar L;
generate
    for (L = 0; L <= 3; L = L + 1) begin : export_fifo_deep
        // Kh·ªüi t·∫°o IP FIFO m·ªõi v·ªõi ƒë·ªô s√¢u 1536
        fifo_72x1536 fifo_inst (
            .clk     (ACLK),               // Xung nh·ªãp chung
            .rst     (fifo_exp_rst),       // T√≠n hi·ªáu reset
            
            // C·ªïng Ghi (Write Port)
            .din     (fifo_in_exp_int[L]), // D·ªØ li·ªáu v√†o 72-bit
            .wr_en   (fifo_w_exp_en),      // Cho ph√©p ghi
            .full    (fifo_full_exp_int[L]), // B√°o ƒë·∫ßy
            
            // C·ªïng ƒê·ªçc (Read Port)
            .dout    (fifo_out_exp_int[L]),// D·ªØ li·ªáu ra 72-bit
            .rd_en   (fifo_rd_exp_en),     // Cho ph√©p ƒë·ªçc
            .empty   (fifo_empty_exp_int[L]) // B√°o r·ªóng
            
            // C√°c t√≠n hi·ªáu kh√°c nh∆∞ wr_count, rd_count c√≥ th·ªÉ n·ªëi n·∫øu c·∫ßn
        );
    end
endgenerate
### B∆∞·ªõc 3: S·ª≠a l·∫°i logic empty
Nh∆∞ ƒë√£ ph√¢n t√≠ch ·ªü l·∫ßn tr∆∞·ªõc, logic fifo_empty_exp c·ªßa b·∫°n ƒëang b·ªã sai. H√£y s·ª≠a n√≥ l·∫°i ƒë·ªÉ ƒë·∫£m b·∫£o h·ªá th·ªëng ho·∫°t ƒë·ªông ch√≠nh x√°c.

Verilog

// Logic noi cac tin hieu FIFO
// S·ª≠a to√°n t·ª≠ '|' th√†nh '&' cho t√≠n hi·ªáu empty
assign fifo_empty_exp = fifo_empty_exp_int[3] & fifo_empty_exp_int[2] & fifo_empty_exp_int[1] & fifo_empty_exp_int[0];

// Logic cho full ƒë√£ ƒë√∫ng, gi·ªØ nguy√™n
assign fifo_full_exp = fifo_full_exp_int[3] | fifo_full_exp_int[2] | fifo_full_exp_int[1] | fifo_full_exp_int[0];

// Logic gh√©p d·ªØ li·ªáu gi·ªØ nguy√™n
assign fifo_out_exp = {fifo_out_exp_int[3][23:0], fifo_out_exp_int[2], fifo_out_exp_int[1], fifo_out_exp_int[0]};
## C√°c Module Kh√°c C√≥ C·∫ßn ƒêi·ªÅu Ch·ªânh Kh√¥ng?
C√¢u tr·∫£ l·ªùi l√†: Kh√¥ng. ü•≥

L√Ω do l√† v√¨ b·∫°n ƒëang thay ƒë·ªïi chi ti·∫øt tri·ªÉn khai (implementation detail) b√™n trong, ch·ª© kh√¥ng thay ƒë·ªïi giao di·ªán (interface).

Module export_expired_flows_from_mem ch·ªâ quan t√¢m ƒë·∫øn t√≠n hi·ªáu fifo_full_exp. N√≥ kh√¥ng c·∫ßn bi·∫øt FIFO s√¢u bao nhi√™u. N√≥ ch·ªâ bi·∫øt r·∫±ng khi fifo_full_exp = 1, n√≥ ph·∫£i d·ª´ng l·∫°i. Vi·ªác tƒÉng ƒë·ªô s√¢u ch·ªâ l√†m cho t√≠n hi·ªáu n√†y √≠t xu·∫•t hi·ªán h∆°n.

Module axi4lite_flow_reader ch·ªâ quan t√¢m ƒë·∫øn fifo_empty_exp v√† fifo_out_exp. N√≥ c≈©ng kh√¥ng c·∫ßn bi·∫øt ƒë·ªô s√¢u c·ªßa FIFO. N√≥ ch·ªâ bi·∫øt r·∫±ng khi fifo_empty_exp = 0, n√≥ c√≥ th·ªÉ ƒë·ªçc d·ªØ li·ªáu.
