-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_16_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_17_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_18_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_19_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_20_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_21_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_22_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv24_370 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001101110000";
    constant ap_const_lv24_516C : STD_LOGIC_VECTOR (23 downto 0) := "000000000101000101101100";
    constant ap_const_lv24_65 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001100101";
    constant ap_const_lv24_A2E : STD_LOGIC_VECTOR (23 downto 0) := "000000000000101000101110";
    constant ap_const_lv24_1F52 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001111101010010";
    constant ap_const_lv24_361C : STD_LOGIC_VECTOR (23 downto 0) := "000000000011011000011100";
    constant ap_const_lv24_5CC : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010111001100";
    constant ap_const_lv24_DD1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000110111010001";
    constant ap_const_lv24_362A : STD_LOGIC_VECTOR (23 downto 0) := "000000000011011000101010";
    constant ap_const_lv24_147 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000101000111";
    constant ap_const_lv24_24F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001001001111";
    constant ap_const_lv24_B4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010110100";
    constant ap_const_lv24_FBB : STD_LOGIC_VECTOR (23 downto 0) := "000000000000111110111011";
    constant ap_const_lv24_593 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010110010011";
    constant ap_const_lv24_A7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010100111";
    constant ap_const_lv24_4BC : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010010111100";
    constant ap_const_lv24_FFFE2B : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111000101011";
    constant ap_const_lv24_4B : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001001011";
    constant ap_const_lv24_3A : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000111010";
    constant ap_const_lv24_67C9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000110011111001001";
    constant ap_const_lv24_741 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000011101000001";
    constant ap_const_lv24_2876 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010100001110110";
    constant ap_const_lv24_2501 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010010100000001";
    constant ap_const_lv24_FFC74D : STD_LOGIC_VECTOR (23 downto 0) := "111111111100011101001101";
    constant ap_const_lv24_FFE63F : STD_LOGIC_VECTOR (23 downto 0) := "111111111110011000111111";
    constant ap_const_lv24_FFCDC2 : STD_LOGIC_VECTOR (23 downto 0) := "111111111100110111000010";
    constant ap_const_lv24_AF2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000101011110010";
    constant ap_const_lv24_FFE1C1 : STD_LOGIC_VECTOR (23 downto 0) := "111111111110000111000001";
    constant ap_const_lv24_103 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000011";
    constant ap_const_lv24_FFE8E8 : STD_LOGIC_VECTOR (23 downto 0) := "111111111110100011101000";
    constant ap_const_lv24_676 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000011001110110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv24_1E20 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001111000100000";
    constant ap_const_lv24_3709 : STD_LOGIC_VECTOR (23 downto 0) := "000000000011011100001001";
    constant ap_const_lv24_FFE2A6 : STD_LOGIC_VECTOR (23 downto 0) := "111111111110001010100110";
    constant ap_const_lv24_1978 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001100101111000";
    constant ap_const_lv24_FFE168 : STD_LOGIC_VECTOR (23 downto 0) := "111111111110000101101000";
    constant ap_const_lv24_FFF4CA : STD_LOGIC_VECTOR (23 downto 0) := "111111111111010011001010";
    constant ap_const_lv24_7CC : STD_LOGIC_VECTOR (23 downto 0) := "000000000000011111001100";
    constant ap_const_lv24_FFA65A : STD_LOGIC_VECTOR (23 downto 0) := "111111111010011001011010";
    constant ap_const_lv24_FF7782 : STD_LOGIC_VECTOR (23 downto 0) := "111111110111011110000010";
    constant ap_const_lv24_FF9F45 : STD_LOGIC_VECTOR (23 downto 0) := "111111111001111101000101";
    constant ap_const_lv24_1DFA : STD_LOGIC_VECTOR (23 downto 0) := "000000000001110111111010";
    constant ap_const_lv24_3F97 : STD_LOGIC_VECTOR (23 downto 0) := "000000000011111110010111";
    constant ap_const_lv24_FFDC0C : STD_LOGIC_VECTOR (23 downto 0) := "111111111101110000001100";
    constant ap_const_lv24_247A : STD_LOGIC_VECTOR (23 downto 0) := "000000000010010001111010";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal mul_ln703_9_fu_306_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_18_fu_307_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_fu_308_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_12_fu_309_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_15_fu_310_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_21_fu_311_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_10_fu_312_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_13_fu_313_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_19_fu_314_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_5_fu_315_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_16_fu_316_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_3_fu_318_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_11_fu_319_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_6_fu_320_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_4_fu_321_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_7_fu_322_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_8_fu_323_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_1_fu_324_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_2_fu_325_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_17_fu_326_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_14_fu_327_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_20_fu_328_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_fu_308_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_1_fu_324_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_2_fu_325_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_3_fu_318_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_4_fu_321_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_5_fu_315_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_6_fu_320_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_7_fu_322_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_8_fu_323_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln703_fu_2607_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_2611_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_9_fu_2627_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln703_1_fu_2619_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_9_fu_306_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_10_fu_312_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_11_fu_319_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_12_fu_309_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_13_fu_313_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_14_fu_327_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_15_fu_310_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_16_fu_316_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_17_fu_326_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_18_fu_307_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_19_fu_314_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_20_fu_328_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln703_21_fu_311_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_fu_2513_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_1_fu_2524_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_2_fu_2535_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_3_fu_2546_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_4_fu_2557_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_5_fu_2568_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_6_fu_2579_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_7_fu_2590_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_8_fu_2601_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_10_fu_2633_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_11_fu_2644_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_12_fu_2655_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_13_fu_2666_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_14_fu_2677_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_15_fu_2688_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_16_fu_2699_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_17_fu_2710_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_18_fu_2721_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_19_fu_2732_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_20_fu_2743_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_21_fu_2754_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_22_fu_2765_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln703_23_fu_2776_p2 : STD_LOGIC_VECTOR (23 downto 0);


begin



    add_ln703_10_fu_2633_p2 <= std_logic_vector(unsigned(add_ln703_9_fu_2627_p2) + unsigned(shl_ln703_1_fu_2619_p3));
    add_ln703_11_fu_2644_p2 <= std_logic_vector(unsigned(ap_const_lv24_3709) + unsigned(mul_ln703_9_fu_306_p2));
    add_ln703_12_fu_2655_p2 <= std_logic_vector(signed(ap_const_lv24_FFE2A6) + signed(mul_ln703_10_fu_312_p2));
    add_ln703_13_fu_2666_p2 <= std_logic_vector(unsigned(ap_const_lv24_1978) + unsigned(mul_ln703_11_fu_319_p2));
    add_ln703_14_fu_2677_p2 <= std_logic_vector(signed(ap_const_lv24_FFE168) + signed(mul_ln703_12_fu_309_p2));
    add_ln703_15_fu_2688_p2 <= std_logic_vector(signed(ap_const_lv24_FFF4CA) + signed(mul_ln703_13_fu_313_p2));
    add_ln703_16_fu_2699_p2 <= std_logic_vector(unsigned(ap_const_lv24_7CC) + unsigned(mul_ln703_14_fu_327_p2));
    add_ln703_17_fu_2710_p2 <= std_logic_vector(signed(ap_const_lv24_FFA65A) + signed(mul_ln703_15_fu_310_p2));
    add_ln703_18_fu_2721_p2 <= std_logic_vector(signed(ap_const_lv24_FF7782) + signed(mul_ln703_16_fu_316_p2));
    add_ln703_19_fu_2732_p2 <= std_logic_vector(signed(ap_const_lv24_FF9F45) + signed(mul_ln703_17_fu_326_p2));
    add_ln703_1_fu_2524_p2 <= std_logic_vector(signed(ap_const_lv24_FFC74D) + signed(mul_ln703_1_fu_324_p2));
    add_ln703_20_fu_2743_p2 <= std_logic_vector(unsigned(ap_const_lv24_1DFA) + unsigned(mul_ln703_18_fu_307_p2));
    add_ln703_21_fu_2754_p2 <= std_logic_vector(unsigned(ap_const_lv24_3F97) + unsigned(mul_ln703_19_fu_314_p2));
    add_ln703_22_fu_2765_p2 <= std_logic_vector(signed(ap_const_lv24_FFDC0C) + signed(mul_ln703_20_fu_328_p2));
    add_ln703_23_fu_2776_p2 <= std_logic_vector(unsigned(ap_const_lv24_247A) + unsigned(mul_ln703_21_fu_311_p2));
    add_ln703_2_fu_2535_p2 <= std_logic_vector(signed(ap_const_lv24_FFE63F) + signed(mul_ln703_2_fu_325_p2));
    add_ln703_3_fu_2546_p2 <= std_logic_vector(signed(ap_const_lv24_FFCDC2) + signed(mul_ln703_3_fu_318_p2));
    add_ln703_4_fu_2557_p2 <= std_logic_vector(unsigned(ap_const_lv24_AF2) + unsigned(mul_ln703_4_fu_321_p2));
    add_ln703_5_fu_2568_p2 <= std_logic_vector(signed(ap_const_lv24_FFE1C1) + signed(mul_ln703_5_fu_315_p2));
    add_ln703_6_fu_2579_p2 <= std_logic_vector(unsigned(ap_const_lv24_103) + unsigned(mul_ln703_6_fu_320_p2));
    add_ln703_7_fu_2590_p2 <= std_logic_vector(signed(ap_const_lv24_FFE8E8) + signed(mul_ln703_7_fu_322_p2));
    add_ln703_8_fu_2601_p2 <= std_logic_vector(unsigned(ap_const_lv24_676) + unsigned(mul_ln703_8_fu_323_p2));
    add_ln703_9_fu_2627_p2 <= std_logic_vector(unsigned(ap_const_lv24_1E20) + unsigned(shl_ln_fu_2611_p3));
    add_ln703_fu_2513_p2 <= std_logic_vector(unsigned(ap_const_lv24_2501) + unsigned(mul_ln703_fu_308_p2));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln703_fu_2513_p2;
    ap_return_1 <= add_ln703_1_fu_2524_p2;
    ap_return_10 <= add_ln703_11_fu_2644_p2;
    ap_return_11 <= add_ln703_12_fu_2655_p2;
    ap_return_12 <= add_ln703_13_fu_2666_p2;
    ap_return_13 <= add_ln703_14_fu_2677_p2;
    ap_return_14 <= add_ln703_15_fu_2688_p2;
    ap_return_15 <= add_ln703_16_fu_2699_p2;
    ap_return_16 <= add_ln703_17_fu_2710_p2;
    ap_return_17 <= add_ln703_18_fu_2721_p2;
    ap_return_18 <= add_ln703_19_fu_2732_p2;
    ap_return_19 <= add_ln703_20_fu_2743_p2;
    ap_return_2 <= add_ln703_2_fu_2535_p2;
    ap_return_20 <= add_ln703_21_fu_2754_p2;
    ap_return_21 <= add_ln703_22_fu_2765_p2;
    ap_return_22 <= add_ln703_23_fu_2776_p2;
    ap_return_3 <= add_ln703_3_fu_2546_p2;
    ap_return_4 <= add_ln703_4_fu_2557_p2;
    ap_return_5 <= add_ln703_5_fu_2568_p2;
    ap_return_6 <= add_ln703_6_fu_2579_p2;
    ap_return_7 <= add_ln703_7_fu_2590_p2;
    ap_return_8 <= add_ln703_8_fu_2601_p2;
    ap_return_9 <= add_ln703_10_fu_2633_p2;
    mul_ln703_10_fu_312_p1 <= data_11_V_read;
    mul_ln703_10_fu_312_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_5CC) * signed(mul_ln703_10_fu_312_p1))), 24));
    mul_ln703_11_fu_319_p1 <= data_12_V_read;
    mul_ln703_11_fu_319_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_FBB) * signed(mul_ln703_11_fu_319_p1))), 24));
    mul_ln703_12_fu_309_p1 <= data_13_V_read;
    mul_ln703_12_fu_309_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_A2E) * signed(mul_ln703_12_fu_309_p1))), 24));
    mul_ln703_13_fu_313_p1 <= data_14_V_read;
    mul_ln703_13_fu_313_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_DD1) * signed(mul_ln703_13_fu_313_p1))), 24));
    mul_ln703_14_fu_327_p1 <= data_15_V_read;
    mul_ln703_14_fu_327_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_741) * signed(mul_ln703_14_fu_327_p1))), 24));
    mul_ln703_15_fu_310_p1 <= data_16_V_read;
    mul_ln703_15_fu_310_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_1F52) * signed(mul_ln703_15_fu_310_p1))), 24));
    mul_ln703_16_fu_316_p1 <= data_17_V_read;
    mul_ln703_16_fu_316_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_24F) * signed(mul_ln703_16_fu_316_p1))), 24));
    mul_ln703_17_fu_326_p1 <= data_18_V_read;
    mul_ln703_17_fu_326_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_67C9) * signed(mul_ln703_17_fu_326_p1))), 24));
    mul_ln703_18_fu_307_p1 <= data_19_V_read;
    mul_ln703_18_fu_307_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_516C) * signed(mul_ln703_18_fu_307_p1))), 24));
    mul_ln703_19_fu_314_p1 <= data_20_V_read;
    mul_ln703_19_fu_314_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_362A) * signed(mul_ln703_19_fu_314_p1))), 24));
    mul_ln703_1_fu_324_p1 <= data_1_V_read;
    mul_ln703_1_fu_324_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_4B) * signed(mul_ln703_1_fu_324_p1))), 24));
    mul_ln703_20_fu_328_p1 <= data_21_V_read;
    mul_ln703_20_fu_328_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_2876) * signed(mul_ln703_20_fu_328_p1))), 24));
    mul_ln703_21_fu_311_p1 <= data_22_V_read;
    mul_ln703_21_fu_311_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_361C) * signed(mul_ln703_21_fu_311_p1))), 24));
    mul_ln703_2_fu_325_p1 <= data_2_V_read;
    mul_ln703_2_fu_325_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_3A) * signed(mul_ln703_2_fu_325_p1))), 24));
    mul_ln703_3_fu_318_p1 <= data_3_V_read;
    mul_ln703_3_fu_318_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_B4) * signed(mul_ln703_3_fu_318_p1))), 24));
    mul_ln703_4_fu_321_p1 <= data_4_V_read;
    mul_ln703_4_fu_321_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_A7) * signed(mul_ln703_4_fu_321_p1))), 24));
    mul_ln703_5_fu_315_p1 <= data_5_V_read;
    mul_ln703_5_fu_315_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_147) * signed(mul_ln703_5_fu_315_p1))), 24));
    mul_ln703_6_fu_320_p1 <= data_6_V_read;
    mul_ln703_6_fu_320_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_593) * signed(mul_ln703_6_fu_320_p1))), 24));
    mul_ln703_7_fu_322_p1 <= data_7_V_read;
    mul_ln703_7_fu_322_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_4BC) * signed(mul_ln703_7_fu_322_p1))), 24));
    mul_ln703_8_fu_323_p1 <= data_8_V_read;
    mul_ln703_8_fu_323_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv24_FFFE2B) * signed(mul_ln703_8_fu_323_p1))), 24));
    mul_ln703_9_fu_306_p1 <= data_10_V_read;
    mul_ln703_9_fu_306_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_370) * signed(mul_ln703_9_fu_306_p1))), 24));
    mul_ln703_fu_308_p1 <= data_0_V_read;
    mul_ln703_fu_308_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_65) * signed(mul_ln703_fu_308_p1))), 24));
    shl_ln703_1_fu_2619_p3 <= (data_9_V_read & ap_const_lv6_0);
    shl_ln_fu_2611_p3 <= (trunc_ln703_fu_2607_p1 & ap_const_lv10_0);
    trunc_ln703_fu_2607_p1 <= data_9_V_read(14 - 1 downto 0);
end behav;
