<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="UTF-8">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <title>STLD 8</title>
        <link
            rel="stylesheet"
            href="https://cdn.jsdelivr.net/npm/bootstrap@4.5.3/dist/css/bootstrap.min.css"
            integrity="sha384-TX8t27EcRE3e/ihU7zmQxVncDAy5uIKz4rEkgIXeMed4M0jlfIDPvg6uqKI2xXr2"
            crossorigin="anonymous"
        >
        <link rel="stylesheet" href="../css/back_button.css">
    </head>
    <body>
        <button type="button" onclick="goBack()" class="btn btn-dark">Go Back</button>
        <script>
            function goBack() {
                window.history.back();
            }
        </script>
        <hr>
    <h4>Please Change a Entity Name</h4>
    1. TextBench Code:-
   <br> -- Code your testbench here
   <br> library IEEE;
   <br> use IEEE.std_logic_1164.all;
   <br> entity NDR_tb is
   <br> end NDR_tb;
   <br> architecture tb of NDR_tb is
   <br> component binary_to_gray is
   <br> port(
   <br>     bin : in std_logic_vector(3 downto 0); 
   <br>     G : out std_logic_vector(3 downto 0)
   <br>     );
   <br> end component;
   <br> signal bin,G : std_logic_vector(3 downto 0);
   <br> begin 
   <br> uut: binary_to_gray port map (bin => bin, G => G);
   <br> stim:process
   <br> begin
   <br> bin <= "0000";  wait for 10 ns;
   <br> bin <= "0001";  wait for 10 ns;
   <br> bin <= "0010";  wait for 10 ns;
   <br> bin <= "0011";  wait for 10 ns;
   <br> bin <= "0100";  wait for 10 ns;
   <br> bin <= "0101";  wait for 10 ns;
   <br> bin <= "0110";  wait for 10 ns;
   <br> bin <= "0111";  wait for 10 ns;
   <br> bin <= "1000";  wait for 10 ns;
   <br> bin <= "1001";  wait for 10 ns;
   <br> bin <= "1010";  wait for 10 ns;
   <br> bin <= "1011";  wait for 10 ns;
   <br> bin <= "1100";  wait for 10 ns;
   <br> bin <= "1101";  wait for 10 ns;
   <br> bin <= "1110";  wait for 10 ns;
   <br> bin <= "1111";  wait for 10 ns;     
   <br> wait;
   <br> end process;
   <br> end tb;
   <br>
   <br> 2. Design Code :-
   <br> -- Code your design here
   <br> library IEEE;
   <br> use IEEE.std_logic_1164.all;
   <br> entity binary_to_gray is
   <br> port( 
   <br>     bin : in std_logic_vector(3 downto 0); 
   <br>     G : out std_logic_vector(3 downto 0) 
   <br>     );
   <br> end binary_to_gray;
   <br> architecture arc_binary_gray of binary_to_gray is
   <br> begin
   <br> G(3) <= bin(3);
   <br> G(2) <= bin(3) xor bin(2);
   <br> G(1) <= bin(2) xor bin(1);
   <br> G(0) <= bin(1) xor bin(0);
   <br> end arc_binary_gray;
   <br><br><br><br>
</body>
</html>