<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterBank.inc' l='15' type='0'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='197' u='r' c='_ZL13guessRegClassjRN4llvm19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='374' u='r' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector21selectLoadStoreOpCodeEjjj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='922' u='r' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1056' u='r' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='207' u='r' c='_ZNK4llvm19ARMRegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE'/>
