Fitter report for radioberry
Thu Jan 28 20:17:27 2016
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM
 29. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM
 30. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM
 31. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM
 32. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM
 33. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM
 34. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM
 35. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM
 36. Fitter DSP Block Usage Summary
 37. DSP Block Details
 38. Other Routing Usage Summary
 39. LAB Logic Elements
 40. LAB-wide Signals
 41. LAB Signals Sourced
 42. LAB Signals Sourced Out
 43. LAB Distinct Inputs
 44. I/O Rules Summary
 45. I/O Rules Details
 46. I/O Rules Matrix
 47. Fitter Device Options
 48. Operating Settings and Conditions
 49. Estimated Delay Added for Hold Timing Summary
 50. Estimated Delay Added for Hold Timing Details
 51. Fitter Messages
 52. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Thu Jan 28 20:17:27 2016         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; radioberry                                    ;
; Top-level Entity Name              ; radioberry                                    ;
; Family                             ; Cyclone III                                   ;
; Device                             ; EP3C25E144C8                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 4,518 / 24,624 ( 18 % )                       ;
;     Total combinational functions  ; 3,433 / 24,624 ( 14 % )                       ;
;     Dedicated logic registers      ; 3,623 / 24,624 ( 15 % )                       ;
; Total registers                    ; 3623                                          ;
; Total pins                         ; 40 / 83 ( 48 % )                              ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 208,896 / 608,256 ( 34 % )                    ;
; Embedded Multiplier 9-bit elements ; 40 / 132 ( 30 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                ;
+------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C25E144C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  14.3%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+-----------------+------------------------+
; Pin Name        ; Reason                 ;
+-----------------+------------------------+
; ad9866_rxen     ; Missing drive strength ;
; ad9866_rxclk    ; Missing drive strength ;
; ad9866_txen     ; Missing drive strength ;
; ad9866_txclk    ; Missing drive strength ;
; ad9866_sclk     ; Missing drive strength ;
; ad9866_sdio     ; Missing drive strength ;
; ad9866_sen_n    ; Missing drive strength ;
; ad9866_rst_n    ; Missing drive strength ;
; ad9866_mode     ; Missing drive strength ;
; ad9866_pga[0]   ; Missing drive strength ;
; ad9866_pga[1]   ; Missing drive strength ;
; ad9866_pga[2]   ; Missing drive strength ;
; ad9866_pga[3]   ; Missing drive strength ;
; ad9866_pga[4]   ; Missing drive strength ;
; ad9866_pga[5]   ; Missing drive strength ;
; spi_miso        ; Missing drive strength ;
; DEBUG_LED1      ; Missing drive strength ;
; DEBUG_LED2      ; Missing drive strength ;
; DEBUG_LED3      ; Missing drive strength ;
; DEBUG_LED4      ; Missing drive strength ;
; controlio       ; Missing drive strength ;
; ad9866_adio[0]  ; Missing drive strength ;
; ad9866_adio[1]  ; Missing drive strength ;
; ad9866_adio[2]  ; Missing drive strength ;
; ad9866_adio[3]  ; Missing drive strength ;
; ad9866_adio[4]  ; Missing drive strength ;
; ad9866_adio[5]  ; Missing drive strength ;
; ad9866_adio[6]  ; Missing drive strength ;
; ad9866_adio[7]  ; Missing drive strength ;
; ad9866_adio[8]  ; Missing drive strength ;
; ad9866_adio[9]  ; Missing drive strength ;
; ad9866_adio[10] ; Missing drive strength ;
; ad9866_adio[11] ; Missing drive strength ;
+-----------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                   ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                              ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------+------------------+-----------------------+
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; rxfreq[0]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[0]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[0]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[0]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[0]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[0]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[1]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[1]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[1]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[1]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[1]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[1]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[2]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[2]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[2]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[2]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[2]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[2]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[3]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[3]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[3]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[3]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[3]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[3]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[4]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[4]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[4]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[4]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[4]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[4]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[5]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[5]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[5]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[5]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[5]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[5]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[6]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[6]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[6]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[6]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[6]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[6]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[7]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[7]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[7]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[7]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[7]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[7]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[8]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[8]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[8]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[8]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[8]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[8]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[9]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[9]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[9]~_Duplicate_1                                                                        ; Q                ;                       ;
; rxfreq[9]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[9]~_Duplicate_1                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[9]~_Duplicate_2                                                                        ; Q                ;                       ;
; rxfreq[10]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[10]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[10]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[10]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[10]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[10]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[11]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[11]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[11]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[11]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[11]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[11]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[12]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[12]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[12]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[12]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[12]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[12]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[13]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[13]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[13]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[13]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[13]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[13]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[14]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[14]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[14]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[14]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[14]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[14]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[15]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[15]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[15]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[15]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[15]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[15]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[16]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[16]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[16]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[16]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[16]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[16]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[17]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ; DATAA            ;                       ;
; rxfreq[17]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[17]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[17]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; rxfreq[17]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[17]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[18]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[18]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[18]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[18]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[18]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[18]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[19]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[19]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[19]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[19]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[19]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[19]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[20]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[20]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[20]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[20]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[20]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[20]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[21]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[21]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[21]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[21]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[21]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[21]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[22]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[22]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[22]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[22]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[22]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[22]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[23]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[23]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[23]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[23]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[23]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[23]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[24]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[24]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[24]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[24]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[24]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[24]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[25]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[25]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[25]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[25]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[25]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[25]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[26]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[26]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[26]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[26]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[26]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[26]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[27]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[27]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[27]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[27]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[27]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[27]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[28]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[28]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[28]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[28]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[28]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[28]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[29]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[29]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[29]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[29]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[29]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[29]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[30]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[30]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[30]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[30]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[30]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[30]~_Duplicate_2                                                                       ; Q                ;                       ;
; rxfreq[31]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ; DATAA            ;                       ;
; rxfreq[31]                                                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[31]~_Duplicate_1                                                                       ; Q                ;                       ;
; rxfreq[31]~_Duplicate_1                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ; DATAA            ;                       ;
; rxfreq[31]~_Duplicate_1                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rxfreq[31]~_Duplicate_2                                                                       ; Q                ;                       ;
+------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 8108 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 8108 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 8102    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 6       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/dev/RadioBerry/Firmware/output_files/radioberry.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,518 / 24,624 ( 18 % )    ;
;     -- Combinational with no register       ; 895                        ;
;     -- Register only                        ; 1085                       ;
;     -- Combinational with a register        ; 2538                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 337                        ;
;     -- 3 input functions                    ; 2189                       ;
;     -- <=2 input functions                  ; 907                        ;
;     -- Register only                        ; 1085                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 816                        ;
;     -- arithmetic mode                      ; 2617                       ;
;                                             ;                            ;
; Total registers*                            ; 3,623 / 24,964 ( 15 % )    ;
;     -- Dedicated logic registers            ; 3,623 / 24,624 ( 15 % )    ;
;     -- I/O registers                        ; 0 / 340 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 407 / 1,539 ( 26 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 40 / 83 ( 48 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 3                          ;
; M9Ks                                        ; 28 / 66 ( 42 % )           ;
; Total block memory bits                     ; 208,896 / 608,256 ( 34 % ) ;
; Total block memory implementation bits      ; 258,048 / 608,256 ( 42 % ) ;
; Embedded Multiplier 9-bit elements          ; 40 / 132 ( 30 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 3 / 20 ( 15 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7% / 8% / 6%               ;
; Peak interconnect usage (total/H/V)         ; 21% / 25% / 19%            ;
; Maximum fan-out                             ; 3423                       ;
; Highest non-global fan-out                  ; 704                        ;
; Total fan-out                               ; 22757                      ;
; Average fan-out                             ; 2.95                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 4518 / 24624 ( 18 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 895                   ; 0                              ;
;     -- Register only                        ; 1085                  ; 0                              ;
;     -- Combinational with a register        ; 2538                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 337                   ; 0                              ;
;     -- 3 input functions                    ; 2189                  ; 0                              ;
;     -- <=2 input functions                  ; 907                   ; 0                              ;
;     -- Register only                        ; 1085                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 816                   ; 0                              ;
;     -- arithmetic mode                      ; 2617                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 3623                  ; 0                              ;
;     -- Dedicated logic registers            ; 3623 / 24624 ( 15 % ) ; 0 / 24624 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 407 / 1539 ( 26 % )   ; 0 / 1539 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 40                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 40 / 132 ( 30 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 208896                ; 0                              ;
; Total RAM block bits                        ; 258048                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 28 / 66 ( 42 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 1 / 24 ( 4 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 3436                  ; 1                              ;
;     -- Registered Input Connections         ; 3406                  ; 0                              ;
;     -- Output Connections                   ; 13                    ; 3424                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 24069                 ; 3429                           ;
;     -- Registered Connections               ; 13013                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 24                    ; 3425                           ;
;     -- hard_block:auto_generated_inst       ; 3425                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 7                     ; 1                              ;
;     -- Output Ports                         ; 21                    ; 2                              ;
;     -- Bidir Ports                          ; 12                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ad9866_clk ; 72    ; 4        ; 49           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ad9866_sdo ; 69    ; 4        ; 47           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; clk_10mhz  ; 25    ; 2        ; 0            ; 16           ; 21           ; 50                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; spi_ce[0]  ; 43    ; 3        ; 5            ; 0            ; 21           ; 89                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; spi_ce[1]  ; 42    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; spi_mosi   ; 49    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; spi_sck    ; 44    ; 3        ; 5            ; 0            ; 14           ; 220                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DEBUG_LED1    ; 30    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED2    ; 28    ; 2        ; 0            ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED3    ; 4     ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED4    ; 6     ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_mode   ; 110   ; 7        ; 51           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_pga[0] ; 59    ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_pga[1] ; 60    ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_pga[2] ; 64    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_pga[3] ; 65    ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_pga[4] ; 66    ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_pga[5] ; 67    ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rst_n  ; 58    ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rxclk  ; 76    ; 5        ; 53           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rxen   ; 80    ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sclk   ; 68    ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sdio   ; 71    ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sen_n  ; 7     ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_txclk  ; 77    ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_txen   ; 79    ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; controlio     ; 144   ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_miso      ; 46    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------+---------------------+
; ad9866_adio[0]  ; 106   ; 6        ; 53           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[10] ; 85    ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[11] ; 83    ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[1]  ; 105   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[2]  ; 104   ; 6        ; 53           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[3]  ; 103   ; 6        ; 53           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[4]  ; 101   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[5]  ; 100   ; 6        ; 53           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[6]  ; 99    ; 6        ; 53           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[7]  ; 98    ; 6        ; 53           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[8]  ; 87    ; 5        ; 53           ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ad9866_adio[9]  ; 86    ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                           ;
+----------+----------------------------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+----------------------------------------+------------------------+------------------+---------------------------+
; 6        ; DIFFIO_L3n, DATA1, ASDO                ; Use as regular IO      ; DEBUG_LED4       ; Dual Purpose Pin          ;
; 9        ; nSTATUS                                ; -                      ; -                ; Dedicated Programming Pin ;
; 12       ; DCLK                                   ; As input tri-stated    ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; 13       ; DATA0                                  ; As input tri-stated    ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; 14       ; nCONFIG                                ; -                      ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                                    ; -                      ; -                ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R9n, DEV_OE                     ; Use as regular IO      ; ad9866_adio[9]   ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R9p, DEV_CLRn                   ; Use as regular IO      ; ad9866_adio[8]   ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                              ; -                      ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                                  ; -                      ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                                  ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                                  ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                                  ; -                      ; -                ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R5n, INIT_DONE                  ; Use as regular IO      ; ad9866_adio[7]   ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R5p, CRC_ERROR                  ; Use as regular IO      ; ad9866_adio[6]   ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R4n, nCEO                       ; Use as programming pin ; ad9866_adio[4]   ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R4p, CLKUSR                     ; Use as regular IO      ; ad9866_adio[3]   ; Dual Purpose Pin          ;
; 106      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO      ; ad9866_adio[0]   ; Dual Purpose Pin          ;
+----------+----------------------------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 10 ( 50 % )  ; 3.3V          ; --           ;
; 2        ; 3 / 7 ( 43 % )   ; 3.3V          ; --           ;
; 3        ; 5 / 10 ( 50 % )  ; 3.3V          ; --           ;
; 4        ; 11 / 13 ( 85 % ) ; 3.3V          ; --           ;
; 5        ; 8 / 10 ( 80 % )  ; 3.3V          ; --           ;
; 6        ; 8 / 10 ( 80 % )  ; 3.3V          ; --           ;
; 7        ; 1 / 12 ( 8 % )   ; 3.3V          ; --           ;
; 8        ; 1 / 11 ( 9 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ; 5          ; 1        ; DEBUG_LED3                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 7          ; 1        ; DEBUG_LED4                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 8          ; 1        ; ad9866_sen_n                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 17         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 13       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 14       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 20         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 21         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 22         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 25         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 26         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 27         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 28         ; 2        ; clk_10mhz                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; DEBUG_LED2                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 38         ; 2        ; DEBUG_LED1                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 32       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 39       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 59         ; 3        ; spi_ce[1]                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 60         ; 3        ; spi_ce[0]                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 61         ; 3        ; spi_sck                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 67         ; 3        ; spi_miso                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 79         ; 3        ; spi_mosi                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 86         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 53       ; 87         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 54       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 55       ; 89         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 96         ; 4        ; ad9866_rst_n                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 98         ; 4        ; ad9866_pga[0]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 99         ; 4        ; ad9866_pga[1]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 105        ; 4        ; ad9866_pga[2]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 106        ; 4        ; ad9866_pga[3]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 111        ; 4        ; ad9866_pga[4]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 112        ; 4        ; ad9866_pga[5]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 116        ; 4        ; ad9866_sclk                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 117        ; 4        ; ad9866_sdo                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 71       ; 119        ; 4        ; ad9866_sdio                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 120        ; 4        ; ad9866_clk                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 74       ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 75       ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 76       ; 126        ; 5        ; ad9866_rxclk                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 127        ; 5        ; ad9866_txclk                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 132        ; 5        ; ad9866_txen                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 134        ; 5        ; ad9866_rxen                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 138        ; 5        ; ad9866_adio[11]                 ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 85       ; 141        ; 5        ; ad9866_adio[10]                 ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 142        ; 5        ; ad9866_adio[9]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 143        ; 5        ; ad9866_adio[8]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 149        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 150        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 159        ; 6        ; ad9866_adio[7]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 160        ; 6        ; ad9866_adio[6]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 161        ; 6        ; ad9866_adio[5]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 162        ; 6        ; ad9866_adio[4]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 163        ; 6        ; ad9866_adio[3]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 164        ; 6        ; ad9866_adio[2]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 167        ; 6        ; ad9866_adio[1]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 173        ; 6        ; ad9866_adio[0]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 178        ; 7        ; ad9866_mode                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 209        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 127      ; 210        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 128      ; 211        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 129      ; 212        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 137      ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 246        ; 8        ; controlio                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                        ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------+
; SDC pin name                  ; pllclock_inst|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; Normal                                                                             ;
; Compensate clock              ; clock0                                                                             ;
; Compensated input/output pins ; --                                                                                 ;
; Switchover type               ; --                                                                                 ;
; Input frequency 0             ; 10.0 MHz                                                                           ;
; Input frequency 1             ; --                                                                                 ;
; Nominal PFD frequency         ; 10.0 MHz                                                                           ;
; Nominal VCO frequency         ; 590.0 MHz                                                                          ;
; VCO post scale K counter      ; 2                                                                                  ;
; VCO frequency control         ; Auto                                                                               ;
; VCO phase shift step          ; 211 ps                                                                             ;
; VCO multiply                  ; --                                                                                 ;
; VCO divide                    ; --                                                                                 ;
; Freq min lock                 ; 5.6 MHz                                                                            ;
; Freq max lock                 ; 11.02 MHz                                                                          ;
; M VCO Tap                     ; 0                                                                                  ;
; M Initial                     ; 1                                                                                  ;
; M value                       ; 59                                                                                 ;
; N value                       ; 1                                                                                  ;
; Charge pump current           ; setting 1                                                                          ;
; Loop filter resistance        ; setting 19                                                                         ;
; Loop filter capacitance       ; setting 0                                                                          ;
; Bandwidth                     ; 450 kHz to 560 kHz                                                                 ;
; Bandwidth type                ; Medium                                                                             ;
; Real time reconfigurable      ; Off                                                                                ;
; Scan chain MIF file           ; --                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                ;
; PLL location                  ; PLL_1                                                                              ;
; Inclk0 signal                 ; clk_10mhz                                                                          ;
; Inclk1 signal                 ; --                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                                      ;
; Inclk1 signal type            ; --                                                                                 ;
+-------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; Name                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                              ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 59   ; 8   ; 73.75 MHz        ; 0 (0 ps)    ; 5.63 (211 ps)    ; 50/50      ; C0      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |radioberry                                                 ; 4518 (110)  ; 3623 (67)                 ; 0 (0)         ; 208896      ; 28   ; 40           ; 0       ; 20        ; 40   ; 0            ; 895 (43)     ; 1085 (31)         ; 2538 (36)        ; |radioberry                                                                                                                          ;              ;
;    |lpm_mult:Mult0|                                         ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult0                                                                                                           ;              ;
;       |mult_gft:auto_generated|                             ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult0|mult_gft:auto_generated                                                                                   ;              ;
;    |pllclock:pllclock_inst|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|pllclock:pllclock_inst                                                                                                   ;              ;
;       |altpll:altpll_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|pllclock:pllclock_inst|altpll:altpll_component                                                                           ;              ;
;          |pllclock_altpll:auto_generated|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated                                            ;              ;
;    |receiver:receiver_inst|                                 ; 4066 (0)    ; 3320 (0)                  ; 0 (0)         ; 110592      ; 16   ; 32           ; 0       ; 16        ; 0    ; 0            ; 746 (0)      ; 938 (0)           ; 2382 (0)         ; |radioberry|receiver:receiver_inst                                                                                                   ;              ;
;       |cic:cic_inst_I2|                                     ; 276 (37)    ; 256 (17)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 72 (1)            ; 184 (16)         ; |radioberry|receiver:receiver_inst|cic:cic_inst_I2                                                                                   ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 56 (56)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                              ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 56 (56)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                              ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                              ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                  ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                  ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                  ;              ;
;       |cic:cic_inst_Q2|                                     ; 253 (14)    ; 239 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 71 (0)            ; 168 (0)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2                                                                                   ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 56 (56)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                              ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 56 (56)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                              ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                              ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                  ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                  ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                  ;              ;
;       |cordic:cordic_inst|                                  ; 1054 (1054) ; 668 (668)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 386 (386)    ; 36 (36)           ; 632 (632)        ; |radioberry|receiver:receiver_inst|cordic:cordic_inst                                                                                ;              ;
;       |firX8R8:fir2|                                        ; 1357 (270)  ; 1038 (61)                 ; 0 (0)         ; 110592      ; 16   ; 32           ; 0       ; 16        ; 0    ; 0            ; 319 (209)    ; 429 (0)           ; 609 (63)         ; |radioberry|receiver:receiver_inst|firX8R8:fir2                                                                                      ;              ;
;          |fir256:A|                                         ; 136 (136)   ; 122 (122)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (14)      ; 54 (54)           ; 68 (68)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A                                                                             ;              ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram                                                                ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_nhn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;              ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom                                                                 ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                 ;              ;
;                   |altsyncram_a991:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated  ;              ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated                                      ;              ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated                                      ;              ;
;          |fir256:B|                                         ; 133 (133)   ; 122 (122)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 11 (11)      ; 51 (51)           ; 71 (71)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B                                                                             ;              ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram                                                                ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_nhn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;              ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom                                                                 ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                 ;              ;
;                   |altsyncram_b991:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated  ;              ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated                                      ;              ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated                                      ;              ;
;          |fir256:C|                                         ; 134 (134)   ; 122 (122)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 12 (12)      ; 52 (52)           ; 70 (70)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C                                                                             ;              ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram                                                                ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_nhn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;              ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom                                                                 ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                 ;              ;
;                   |altsyncram_c991:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated  ;              ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated                                      ;              ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated                                      ;              ;
;          |fir256:D|                                         ; 138 (138)   ; 122 (122)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 16 (16)      ; 56 (56)           ; 66 (66)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D                                                                             ;              ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram                                                                ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_nhn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;              ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom                                                                 ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                 ;              ;
;                   |altsyncram_d991:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated  ;              ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated                                      ;              ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated                                      ;              ;
;          |fir256:E|                                         ; 138 (138)   ; 122 (122)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 16 (16)      ; 55 (55)           ; 67 (67)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E                                                                             ;              ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram                                                                ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_nhn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;              ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom                                                                 ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                 ;              ;
;                   |altsyncram_e991:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated  ;              ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated                                      ;              ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated                                      ;              ;
;          |fir256:F|                                         ; 134 (134)   ; 122 (122)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 12 (12)      ; 52 (52)           ; 70 (70)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F                                                                             ;              ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram                                                                ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_nhn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;              ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom                                                                 ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                 ;              ;
;                   |altsyncram_f991:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated  ;              ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated                                      ;              ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated                                      ;              ;
;          |fir256:G|                                         ; 137 (137)   ; 122 (122)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 15 (15)      ; 55 (55)           ; 67 (67)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G                                                                             ;              ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram                                                                ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_nhn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;              ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom                                                                 ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                 ;              ;
;                   |altsyncram_g991:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated  ;              ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated                                      ;              ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated                                      ;              ;
;          |fir256:H|                                         ; 137 (137)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (14)      ; 54 (54)           ; 69 (69)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H                                                                             ;              ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram                                                                ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_nhn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;              ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom                                                                 ;              ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                 ;              ;
;                   |altsyncram_h991:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated  ;              ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated                                      ;              ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                              ;              ;
;                |mult_35t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated                                      ;              ;
;       |varcic:varcic_inst_I1|                               ; 575 (40)    ; 568 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 165 (0)           ; 403 (33)         ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1                                                                             ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                        ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                        ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                        ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                        ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                        ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                            ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                            ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                            ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                            ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                            ;              ;
;       |varcic:varcic_inst_Q1|                               ; 551 (16)    ; 551 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 165 (0)           ; 386 (16)         ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1                                                                             ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                        ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                        ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                        ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                        ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                        ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                            ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                            ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                            ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                            ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                            ;              ;
;    |reset_handler:reset_handler_inst|                       ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 24 (24)          ; |radioberry|reset_handler:reset_handler_inst                                                                                         ;              ;
;    |rxFIFO:rxFIFO_inst|                                     ; 109 (0)     ; 92 (0)                    ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 52 (0)            ; 40 (0)           ; |radioberry|rxFIFO:rxFIFO_inst                                                                                                       ;              ;
;       |dcfifo:dcfifo_component|                             ; 109 (0)     ; 92 (0)                    ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 52 (0)            ; 40 (0)           ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component                                                                               ;              ;
;          |dcfifo_rph1:auto_generated|                       ; 109 (37)    ; 92 (36)                   ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (1)       ; 52 (29)           ; 40 (2)           ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated                                                    ;              ;
;             |a_graycounter_qjc:wrptr_g1p|                   ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p                        ;              ;
;             |a_graycounter_u57:rdptr_g1p|                   ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 16 (16)          ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p                        ;              ;
;             |alt_synch_pipe_sld:rs_dgwp|                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (0)            ; 1 (0)            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp                         ;              ;
;                |dffpipe_re9:dffpipe10|                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 1 (1)            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10   ;              ;
;             |altsyncram_hl31:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram                           ;              ;
;             |cmpr_g66:rdempty_eq_comp|                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|cmpr_g66:rdempty_eq_comp                           ;              ;
;    |spi_slave:spi_slave_inst|                               ; 126 (126)   ; 119 (119)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 63 (63)           ; 56 (56)          ; |radioberry|spi_slave:spi_slave_inst                                                                                                 ;              ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; ad9866_rxen     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_rxclk    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_txen     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_txclk    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_sclk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_sdio     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_sdo      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_sen_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_rst_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_mode     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_pga[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_pga[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_pga[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_pga[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_pga[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_pga[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_miso        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_ce[1]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED1      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED2      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED3      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED4      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; controlio       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[0]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[1]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[2]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[3]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[4]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[5]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[6]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[7]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_clk      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; spi_ce[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk_10mhz       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; spi_sck         ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; spi_mosi        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ad9866_sdo                                                                                                                                ;                   ;         ;
; spi_ce[1]                                                                                                                                 ;                   ;         ;
; ad9866_adio[0]                                                                                                                            ;                   ;         ;
; ad9866_adio[1]                                                                                                                            ;                   ;         ;
; ad9866_adio[2]                                                                                                                            ;                   ;         ;
; ad9866_adio[3]                                                                                                                            ;                   ;         ;
; ad9866_adio[4]                                                                                                                            ;                   ;         ;
; ad9866_adio[5]                                                                                                                            ;                   ;         ;
; ad9866_adio[6]                                                                                                                            ;                   ;         ;
; ad9866_adio[7]                                                                                                                            ;                   ;         ;
; ad9866_adio[8]                                                                                                                            ;                   ;         ;
; ad9866_adio[9]                                                                                                                            ;                   ;         ;
; ad9866_adio[10]                                                                                                                           ;                   ;         ;
; ad9866_adio[11]                                                                                                                           ;                   ;         ;
; ad9866_clk                                                                                                                                ;                   ;         ;
;      - ad9866_rxclk~output                                                                                                                ; 0                 ; 6       ;
;      - ad9866_txclk~output                                                                                                                ; 0                 ; 6       ;
; spi_ce[0]                                                                                                                                 ;                   ;         ;
;      - spi_miso~output                                                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[47]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|done                                                                                                      ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|nb[6]                                                                                                     ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|nb[5]                                                                                                     ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|nb[4]                                                                                                     ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|nb[3]                                                                                                     ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|nb[2]                                                                                                     ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|nb[1]                                                                                                     ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|nb[0]                                                                                                     ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[2]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rdata[0]~0                                                                                                ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[0]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[1]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[3]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[4]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[5]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[6]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[9]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[10]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[7]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[8]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[13]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[11]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[12]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[14]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[16]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[17]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[15]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[18]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[19]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[20]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[21]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[22]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[23]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[24]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[25]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[26]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[27]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[28]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[29]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[30]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[45]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[44]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[43]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[42]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[41]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[40]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[39]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[38]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[37]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[36]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[35]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[34]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[33]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[32]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[30]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[29]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[28]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[27]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[26]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[25]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[24]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[23]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[22]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[21]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[20]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[19]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[18]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[17]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[16]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[15]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[14]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[13]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[12]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[11]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[10]                                                                                                  ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[9]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[8]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[7]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[6]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[5]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[4]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[3]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[2]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[1]                                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_inst|treg[0]                                                                                                   ; 0                 ; 6       ;
; clk_10mhz                                                                                                                                 ;                   ;         ;
; spi_sck                                                                                                                                   ;                   ;         ;
;      - rxfreq[0]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[1]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[2]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[3]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[4]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[5]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[6]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[7]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[8]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[9]~_Duplicate_2                                                                                                             ; 0                 ; 0       ;
;      - rxfreq[10]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[11]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[12]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[13]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[14]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[15]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[16]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[17]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[18]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[19]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[20]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[21]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[22]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[23]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[24]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[25]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[26]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[27]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[28]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[29]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[30]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - rxfreq[31]~_Duplicate_2                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[3]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[47]                                                                                                  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a0                        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4                        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a8                        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a20                       ; 1                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a24                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a36                       ; 1                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44                       ; 0                 ; 0       ;
;      - rxFIFOReadStrobe                                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|done                                                                                                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[0]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[1]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[2]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[4]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[5]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[6]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[7]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[10]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[11]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[8]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[9]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[14]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[12]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[13]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[15]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[17]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[18]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[16]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[19]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[20]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[21]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[22]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[23]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[24]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[25]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[26]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[27]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[28]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[29]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[30]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rdata[31]                                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|nb[6]                                                                                                     ; 1                 ; 0       ;
;      - spi_slave:spi_slave_inst|nb[5]                                                                                                     ; 1                 ; 0       ;
;      - spi_slave:spi_slave_inst|nb[4]                                                                                                     ; 1                 ; 0       ;
;      - spi_slave:spi_slave_inst|nb[3]                                                                                                     ; 1                 ; 0       ;
;      - spi_slave:spi_slave_inst|nb[2]                                                                                                     ; 1                 ; 0       ;
;      - spi_slave:spi_slave_inst|nb[1]                                                                                                     ; 1                 ; 0       ;
;      - spi_slave:spi_slave_inst|nb[0]                                                                                                     ; 1                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[2]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[0]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[1]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[3]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[4]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[5]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[6]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[9]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[10]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[7]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[8]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[13]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[11]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[12]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[14]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[16]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[17]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[15]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[18]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[19]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[20]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[21]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[22]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[23]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[24]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[25]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[26]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[27]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[28]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[29]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|rreg[30]                                                                                                  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[45]                                                                                                  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[10]                                                  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[11]                                                  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[8]                                                   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[9]                                                   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[6]                                                   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[7]                                                   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[4]                                                   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[5]                                                   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[0]                                                   ; 1                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; 1                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[1]                                                   ; 1                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; 1                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[44]                                                                                                  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; 1                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[43]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[42]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[41]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[40]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[39]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[38]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[37]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[36]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[35]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[34]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[33]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[32]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[30]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[29]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[28]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[27]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[26]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[25]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[24]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[23]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[22]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[21]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[20]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[19]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[18]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[17]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[16]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[15]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[14]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[13]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[12]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[11]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[10]                                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[9]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[8]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[7]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[6]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[5]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[4]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[3]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[2]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[1]                                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_inst|treg[0]                                                                                                   ; 0                 ; 0       ;
;      - lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                                                                   ; 1                 ; 0       ;
;      - lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                                                                   ; 0                 ; 0       ;
;      - lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                                                                   ; 0                 ; 0       ;
;      - lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                                                                   ; 0                 ; 0       ;
; spi_mosi                                                                                                                                  ;                   ;         ;
;      - spi_slave:spi_slave_inst|rdata[0]                                                                                                  ; 1                 ; 6       ;
;      - spi_slave:spi_slave_inst|rreg[0]                                                                                                   ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                           ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; clk_10mhz                                                                                      ; PIN_25             ; 49      ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clk_10mhz                                                                                      ; PIN_25             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 3415    ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; receiver:receiver_inst|cic:cic_inst_I2|out_strobe                                              ; FF_X24_Y19_N17     ; 697     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][15]                                             ; FF_X17_Y18_N25     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][5]                                             ; FF_X25_Y21_N15     ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][14]                                             ; FF_X18_Y20_N27     ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][13]                                             ; FF_X18_Y21_N31     ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][12]                                             ; FF_X21_Y21_N31     ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][11]                                             ; FF_X21_Y23_N25     ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][10]                                             ; FF_X21_Y24_N31     ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][6]                                              ; FF_X26_Y25_N31     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|Equal0~1                                                   ; LCCOMB_X26_Y14_N2  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|Equal9~0                                                   ; LCCOMB_X32_Y11_N2  ; 50      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|Equal9~1                                                   ; LCCOMB_X32_Y11_N10 ; 33      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[1]~25                                      ; LCCOMB_X32_Y10_N8  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[5]~26                                       ; LCCOMB_X32_Y10_N10 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]~2                                       ; LCCOMB_X32_Y10_N2  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|Iaccum[3]~25                                      ; LCCOMB_X12_Y16_N18 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[5]~26                                       ; LCCOMB_X12_Y16_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[35]~2                                       ; LCCOMB_X12_Y16_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|Rmult[27]~1                                       ; LCCOMB_X14_Y16_N22 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[2]~28                                     ; LCCOMB_X14_Y16_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[35]~2                                       ; LCCOMB_X14_Y16_N18 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|Iaccum[5]~25                                      ; LCCOMB_X19_Y9_N2   ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]~26                                       ; LCCOMB_X19_Y9_N28  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[35]~2                                       ; LCCOMB_X19_Y9_N26  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|Iaccum[1]~25                                      ; LCCOMB_X38_Y13_N24 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[3]~28                                     ; LCCOMB_X39_Y13_N10 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[35]~2                                       ; LCCOMB_X39_Y13_N0  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|Raccum[12]~75                                     ; LCCOMB_X39_Y12_N4  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[7]~26                                       ; LCCOMB_X39_Y12_N30 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[35]~2                                       ; LCCOMB_X39_Y12_N6  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|Iaccum[2]~25                                      ; LCCOMB_X18_Y14_N22 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[1]~28                                     ; LCCOMB_X18_Y14_N28 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[35]~2                                       ; LCCOMB_X18_Y14_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|Iaccum[22]~25                                     ; LCCOMB_X38_Y14_N8  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[5]~26                                       ; LCCOMB_X38_Y14_N30 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[35]~2                                       ; LCCOMB_X38_Y14_N6  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weA                                                        ; LCCOMB_X32_Y11_N30 ; 126     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weB                                                        ; LCCOMB_X24_Y12_N10 ; 126     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weC                                                        ; LCCOMB_X24_Y12_N18 ; 126     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weD                                                        ; LCCOMB_X24_Y12_N20 ; 126     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weE                                                        ; LCCOMB_X24_Y12_N4  ; 126     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weF                                                        ; LCCOMB_X32_Y11_N14 ; 126     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weG                                                        ; LCCOMB_X32_Y11_N8  ; 126     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weH                                                        ; LCCOMB_X36_Y13_N14 ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weH~0                                                      ; LCCOMB_X32_Y11_N26 ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|wstate[3]~0                                                ; LCCOMB_X32_Y11_N6  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_strobe                                        ; FF_X24_Y9_N5       ; 704     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|LessThan0~8                                                   ; LCCOMB_X28_Y2_N6   ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|reset                                                         ; FF_X27_Y2_N7       ; 223     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; reset_handler:reset_handler_inst|reset                                                         ; FF_X27_Y2_N7       ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; rxFIFOReadStrobe                                                                               ; FF_X27_Y2_N1       ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_ce[0]                                                                                      ; PIN_43             ; 89      ; Clock enable, Output enable                         ; no     ; --                   ; --               ; --                        ;
; spi_sck                                                                                        ; PIN_44             ; 220     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_inst|done                                                                  ; FF_X5_Y4_N21       ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_inst|rdata[0]~1                                                            ; LCCOMB_X9_Y4_N30   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                           ; Location     ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_10mhz                                                                                      ; PIN_25       ; 49      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1        ; 3415    ; 42                                   ; Global Clock         ; GCLK3            ; --                        ;
; reset_handler:reset_handler_inst|reset                                                         ; FF_X27_Y2_N7 ; 223     ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
+------------------------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                   ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; receiver:receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                ; 704     ;
; receiver:receiver_inst|cic:cic_inst_I2|out_strobe                                                                      ; 697     ;
; spi_sck~input                                                                                                          ; 220     ;
; receiver:receiver_inst|firX8R8:fir2|weH                                                                                ; 128     ;
; receiver:receiver_inst|firX8R8:fir2|weA                                                                                ; 127     ;
; receiver:receiver_inst|firX8R8:fir2|weD                                                                                ; 127     ;
; receiver:receiver_inst|firX8R8:fir2|weB                                                                                ; 127     ;
; receiver:receiver_inst|firX8R8:fir2|weE                                                                                ; 127     ;
; receiver:receiver_inst|firX8R8:fir2|weG                                                                                ; 127     ;
; receiver:receiver_inst|firX8R8:fir2|weF                                                                                ; 127     ;
; receiver:receiver_inst|firX8R8:fir2|weC                                                                                ; 127     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[1]~25                                                              ; 98      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|Iaccum[5]~25                                                              ; 98      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|Iaccum[3]~25                                                              ; 98      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|Iaccum[22]~25                                                             ; 98      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|Iaccum[1]~25                                                              ; 98      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|Iaccum[2]~25                                                              ; 98      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|Raccum[12]~75                                                             ; 98      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|Rmult[27]~1                                                               ; 98      ;
; spi_ce[0]~input                                                                                                        ; 89      ;
; receiver:receiver_inst|firX8R8:fir2|wstate[0]                                                                          ; 87      ;
; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                          ; 86      ;
; receiver:receiver_inst|firX8R8:fir2|Add3~2                                                                             ; 72      ;
; receiver:receiver_inst|firX8R8:fir2|Add3~1                                                                             ; 72      ;
; receiver:receiver_inst|firX8R8:fir2|weH~0                                                                              ; 56      ;
; receiver:receiver_inst|firX8R8:fir2|Equal9~0                                                                           ; 50      ;
; spi_slave:spi_slave_inst|Equal1~1                                                                                      ; 48      ;
; receiver:receiver_inst|firX8R8:fir2|Equal9~1                                                                           ; 45      ;
; rxFIFOReadStrobe                                                                                                       ; 45      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][14]                                                                     ; 43      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][13]                                                                     ; 42      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][12]                                                                     ; 41      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][15]                                                                     ; 38      ;
; spi_slave:spi_slave_inst|done                                                                                          ; 37      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][11]                                                                     ; 37      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][10]                                                                     ; 35      ;
; spi_slave:spi_slave_inst|rdata[0]~1                                                                                    ; 32      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][9]                                                                      ; 32      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][8]                                                                      ; 29      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][7]                                                                      ; 26      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[5]~26                                                               ; 25      ;
; reset_handler:reset_handler_inst|LessThan0~8                                                                           ; 25      ;
; reset_handler:reset_handler_inst|reset                                                                                 ; 25      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[5]~26                                                               ; 24      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]~26                                                               ; 24      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[5]~26                                                               ; 24      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[3]~28                                                             ; 24      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[1]~28                                                             ; 24      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[7]~26                                                               ; 24      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[2]~28                                                             ; 24      ;
; receiver:receiver_inst|cic:cic_inst_Q2|out_data[13]~26                                                                 ; 24      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[15]                                                              ; 24      ;
; receiver:receiver_inst|cic:cic_inst_I2|out_data[13]~26                                                                 ; 24      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                              ; 24      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][6]                                                                      ; 22      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][5]                                                                     ; 20      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5           ; 19      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2           ; 19      ;
; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                           ; 18      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8           ; 18      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6           ; 18      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3           ; 18      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1           ; 18      ;
; ~GND                                                                                                                   ; 17      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9           ; 17      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7           ; 17      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4           ; 17      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][4]                                                                     ; 17      ;
; receiver:receiver_inst|firX8R8:fir2|waddr[7]                                                                           ; 17      ;
; receiver:receiver_inst|firX8R8:fir2|waddr[6]                                                                           ; 17      ;
; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                           ; 17      ;
; receiver:receiver_inst|firX8R8:fir2|waddr[4]                                                                           ; 17      ;
; receiver:receiver_inst|firX8R8:fir2|waddr[3]                                                                           ; 17      ;
; receiver:receiver_inst|firX8R8:fir2|waddr[2]                                                                           ; 17      ;
; receiver:receiver_inst|firX8R8:fir2|waddr[1]                                                                           ; 17      ;
; receiver:receiver_inst|cordic:cordic_inst|Add151~1                                                                     ; 15      ;
; receiver:receiver_inst|cordic:cordic_inst|Add145~1                                                                     ; 15      ;
; receiver:receiver_inst|cordic:cordic_inst|Add135~1                                                                     ; 14      ;
; receiver:receiver_inst|cordic:cordic_inst|Add141~1                                                                     ; 14      ;
; receiver:receiver_inst|cordic:cordic_inst|phase[31]                                                                    ; 14      ;
; receiver:receiver_inst|cordic:cordic_inst|Add130~1                                                                     ; 13      ;
; receiver:receiver_inst|cordic:cordic_inst|Add124~1                                                                     ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                       ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                       ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                       ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                       ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                       ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                       ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                       ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                       ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                       ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                       ; 13      ;
; receiver:receiver_inst|firX8R8:fir2|wstate[2]                                                                          ; 13      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[12][3]                                                                     ; 13      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0~_wirecell ; 12      ;
; receiver:receiver_inst|cordic:cordic_inst|Add113~1                                                                     ; 12      ;
; receiver:receiver_inst|cordic:cordic_inst|Add119~1                                                                     ; 12      ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[1]                                                                    ; 12      ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[0]                                                                    ; 12      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|_~0                  ; 12      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|ram_address_a[10]                                ; 12      ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][15]                                                                     ; 12      ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][15]                                                                     ; 12      ;
; receiver:receiver_inst|cordic:cordic_inst|Add108~1                                                                     ; 11      ;
; receiver:receiver_inst|cordic:cordic_inst|Add102~1                                                                     ; 11      ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][17]                                                                    ; 11      ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][17]                                                                    ; 11      ;
; receiver:receiver_inst|cordic:cordic_inst|Mux12~0                                                                      ; 10      ;
; receiver:receiver_inst|cordic:cordic_inst|Add91~1                                                                      ; 10      ;
; receiver:receiver_inst|cordic:cordic_inst|Add97~1                                                                      ; 10      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                     ; 10      ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][17]                                                                     ; 10      ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][17]                                                                     ; 10      ;
; incnt[2]                                                                                                               ; 9       ;
; receiver:receiver_inst|cordic:cordic_inst|Add86~1                                                                      ; 9       ;
; receiver:receiver_inst|cordic:cordic_inst|Add80~1                                                                      ; 9       ;
; incnt[3]                                                                                                               ; 8       ;
; receiver:receiver_inst|cordic:cordic_inst|Add69~1                                                                      ; 8       ;
; receiver:receiver_inst|cordic:cordic_inst|Add75~1                                                                      ; 8       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0           ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[14]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[13]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[12]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[11]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[10]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[9]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[8]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[7]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[6]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[5]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[4]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[3]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[2]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[1]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[0]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[11]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[10]                                                              ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[9]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[7]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[5]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                               ; 8       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                               ; 8       ;
; receiver:receiver_inst|cordic:cordic_inst|Add64~1                                                                      ; 7       ;
; receiver:receiver_inst|cordic:cordic_inst|Add58~1                                                                      ; 7       ;
; receiver:receiver_inst|firX8R8:fir2|Equal0~1                                                                           ; 7       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5           ; 7       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2           ; 7       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0           ; 7       ;
; receiver:receiver_inst|cordic:cordic_inst|Add47~1                                                                      ; 6       ;
; receiver:receiver_inst|cordic:cordic_inst|Add53~1                                                                      ; 6       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8           ; 6       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6           ; 6       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3           ; 6       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1           ; 6       ;
; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                          ; 6       ;
; receiver:receiver_inst|cordic:cordic_inst|Add25~1                                                                      ; 5       ;
; receiver:receiver_inst|cordic:cordic_inst|Add31~1                                                                      ; 5       ;
; receiver:receiver_inst|cordic:cordic_inst|Add42~1                                                                      ; 5       ;
; receiver:receiver_inst|cordic:cordic_inst|Add36~1                                                                      ; 5       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][1]                                                                     ; 5       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4              ; 5       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9           ; 5       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7           ; 5       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4           ; 5       ;
; receiver:receiver_inst|firX8R8:fir2|wstate[4]                                                                          ; 5       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][2]                                                                      ; 5       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[0]                                                                  ; 5       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0]                                                                  ; 5       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[0]                                                                  ; 5       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[0]                                                                  ; 5       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[0]                                                                  ; 5       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0]                                                                  ; 5       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[0]                                                                  ; 5       ;
; spi_slave:spi_slave_inst|Add0~12                                                                                       ; 5       ;
; adc[2]                                                                                                                 ; 4       ;
; adc[8]                                                                                                                 ; 4       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|_~3                  ; 4       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7              ; 4       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|_~5                  ; 4       ;
; receiver:receiver_inst|firX8R8:fir2|wstate[3]~0                                                                        ; 4       ;
; receiver:receiver_inst|firX8R8:fir2|Equal0~0                                                                           ; 4       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11          ; 4       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10          ; 4       ;
; spi_slave:spi_slave_inst|Equal0~0                                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][5]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][6]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][5]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][7]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][6]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][8]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][7]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][9]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][8]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][10]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][9]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][11]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][10]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][12]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][11]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][13]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][12]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][13]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][4]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][5]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][4]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][6]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][5]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][7]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][6]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][8]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][7]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][9]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][8]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][10]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][9]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][11]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][10]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][12]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][11]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][13]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][12]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][14]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][13]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][14]                                                                     ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][3]                                                                      ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][2]                                                                     ; 4       ;
; spi_slave:spi_slave_inst|Add0~10                                                                                       ; 4       ;
; spi_slave:spi_slave_inst|Add0~8                                                                                        ; 4       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][3]                                                                      ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][1]                                                                      ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][1]                                                                      ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][1]                                                                      ; 3       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|_~5                  ; 3       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|cntr_cout[2]~0       ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~4                                                                  ; 3       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|_~6                  ; 3       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|_~3                  ; 3       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10          ; 3       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11          ; 3       ;
; reset_handler:reset_handler_inst|reset_counter[0]                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[31]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[30]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[29]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[28]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[27]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[26]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[25]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[24]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[23]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[22]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[21]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[20]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[19]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[16]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[18]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[17]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[15]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[13]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[12]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[14]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[9]                                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[8]                                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[11]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[10]                                                                                     ; 3       ;
; spi_slave:spi_slave_inst|rdata[7]                                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[6]                                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[5]                                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[4]                                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[2]                                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[1]                                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[0]                                                                                      ; 3       ;
; spi_slave:spi_slave_inst|rdata[3]                                                                                      ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[25]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[27]                   ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[30]                                                                    ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[26]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[25]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[24]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[23]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[22]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[1]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[7]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[8]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[10]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[11]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[12]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[13]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[16]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[17]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[18]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[19]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[21]             ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][16]                                                                     ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][16]                                                                     ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][1]                                                                      ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][2]                                                                      ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][4]                                                                      ; 3       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][3]                                                                     ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                    ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[25]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]                   ; 3       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[27]                   ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[26]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[25]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[24]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[23]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[22]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[1]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[7]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[8]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]              ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[10]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[11]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[12]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[13]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[16]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[17]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[18]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[19]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]             ; 3       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[21]             ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[1]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[8]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[7]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[5]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[4]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[3]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[2]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[6]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|counter[8]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|counter[7]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|counter[5]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|counter[4]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|counter[3]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|counter[2]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|counter[6]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[8]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[7]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[5]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[4]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[3]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[2]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[6]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[8]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[7]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[5]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[4]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[3]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[2]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[6]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[8]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[7]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[5]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[4]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[3]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[2]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[6]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[8]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[7]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[5]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[4]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[3]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[2]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[6]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[8]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[7]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[5]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[4]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[3]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[2]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[6]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[8]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[7]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[5]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[4]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[3]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[2]                                                                ; 3       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[6]                                                                ; 3       ;
; spi_mosi~input                                                                                                         ; 2       ;
; ad9866_clk~input                                                                                                       ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[35]~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[35]~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[35]~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[35]~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[35]~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[35]~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[35]~2                                                               ; 2       ;
; adc[0]                                                                                                                 ; 2       ;
; adc[1]                                                                                                                 ; 2       ;
; adc[3]                                                                                                                 ; 2       ;
; adc[5]                                                                                                                 ; 2       ;
; adc[6]                                                                                                                 ; 2       ;
; adc[7]                                                                                                                 ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][4]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][5]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][6]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][7]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][8]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][9]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][10]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][11]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][12]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][13]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][2]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][3]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][2]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][0]                                                                     ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|LessThan1~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|LessThan1~1                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|LessThan1~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|LessThan1~1                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|LessThan1~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|LessThan1~1                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|LessThan1~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|LessThan1~1                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|LessThan1~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|LessThan1~1                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|LessThan1~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|LessThan1~1                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|LessThan1~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|LessThan1~1                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|LessThan1~2                                                               ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|LessThan1~1                                                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|Equal0~4                                                                        ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[15]                                                                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[14]                                                                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[13]                                                                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[12]                                                                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[11]                                                                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[10]                                                                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[9]                                                                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[8]                                                                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[7]                                                                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[6]                                                                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[5]                                                                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[4]                                                                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[3]                                                                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[2]                                                                    ; 2       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|_~1                  ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15]                                                             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[14]                                                             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[13]                                                             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[12]                                                             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[11]                                                             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[10]                                                             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[9]                                                              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8]                                                              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[7]                                                              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[6]                                                              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[5]                                                              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[4]                                                              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[3]                                                              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[2]                                                              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[1]                                                              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                              ; 2       ;
; receiver:receiver_inst|firX8R8:fir2|wstate[1]~1                                                                        ; 2       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                      ; 2       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[29]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[28]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[27]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[26]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[25]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[24]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[23]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[22]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[21]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[20]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[19]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[18]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[15]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[17]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[16]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[14]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[12]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[11]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[13]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[8]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|rreg[7]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|rreg[10]                                                                                      ; 2       ;
; spi_slave:spi_slave_inst|rreg[9]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|rreg[6]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|rreg[5]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|rreg[4]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|rreg[3]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|rreg[1]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|rreg[0]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|rreg[2]                                                                                       ; 2       ;
; spi_slave:spi_slave_inst|nb[0]                                                                                         ; 2       ;
; spi_slave:spi_slave_inst|nb[1]                                                                                         ; 2       ;
; spi_slave:spi_slave_inst|nb[2]                                                                                         ; 2       ;
; spi_slave:spi_slave_inst|nb[3]                                                                                         ; 2       ;
; spi_slave:spi_slave_inst|nb[4]                                                                                         ; 2       ;
; spi_slave:spi_slave_inst|nb[5]                                                                                         ; 2       ;
; spi_slave:spi_slave_inst|nb[6]                                                                                         ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[25]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[26]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[27]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]                    ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[25]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[26]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[27]                   ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                                ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                               ; 2       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                               ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[34]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[33]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[32]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[31]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[30]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[29]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[28]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[27]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[26]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[25]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[36]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[35]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[34]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[33]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[32]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[31]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[30]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[29]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[28]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[27]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[26]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[25]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[36]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[35]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[34]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[33]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[32]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[31]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[29]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[28]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[27]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[25]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]             ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[15]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[17]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[18]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[19]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[20]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[21]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[22]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[23]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[24]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[25]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[26]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[27]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[28]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[29]                                                                    ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|phase[16]                                                                    ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[36]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[35]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[34]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[33]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[32]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[31]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[30]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[29]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[28]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[27]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[26]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[25]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[24]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[23]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[22]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[1]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[2]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[3]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[4]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[5]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[6]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[7]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[8]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[9]              ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[10]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[11]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[12]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[13]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[14]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[15]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[16]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[17]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[18]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[19]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[20]             ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[21]             ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][4]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][5]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][6]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][7]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][8]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][9]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][10]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][11]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][12]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][13]                                                                     ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[33]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[32]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[31]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[28]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                         ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][3]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][2]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][4]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][2]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][5]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][3]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][6]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][4]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][7]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][5]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][8]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][6]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][9]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][7]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][10]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][8]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][11]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][9]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][12]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][10]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][13]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][11]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][14]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][12]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][15]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][13]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][14]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][15]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][2]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][3]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][4]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][5]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][6]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][7]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][8]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][9]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][10]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][11]                                                                     ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][12]                                                                     ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[34]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[32]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[29]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                          ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                         ; 2       ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                         ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][3]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][4]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][5]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][6]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][3]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][7]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][4]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][8]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][5]                                                                      ; 2       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][9]                                                                      ; 2       ;
+------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF         ; Location                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None        ; M9K_X22_Y10_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8A.mif ; M9K_X22_Y9_N0                                                                                                                                                                      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None        ; M9K_X22_Y15_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8B.mif ; M9K_X22_Y18_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None        ; M9K_X22_Y16_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8C.mif ; M9K_X22_Y17_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None        ; M9K_X22_Y12_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8D.mif ; M9K_X22_Y11_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None        ; M9K_X33_Y12_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8E.mif ; M9K_X33_Y13_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None        ; M9K_X33_Y10_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8F.mif ; M9K_X33_Y11_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None        ; M9K_X22_Y13_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8G.mif ; M9K_X22_Y14_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None        ; M9K_X33_Y15_N0                                                                                                                                                                     ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8H.mif ; M9K_X33_Y16_N0                                                                                                                                                                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 48           ; 2048         ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 98304 ; 2048                        ; 48                          ; 2048                        ; 48                          ; 98304               ; 12   ; None        ; M9K_X22_Y8_N0, M9K_X22_Y2_N0, M9K_X33_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y3_N0, M9K_X33_Y5_N0, M9K_X22_Y4_N0, M9K_X22_Y6_N0, M9K_X22_Y5_N0, M9K_X22_Y7_N0, M9K_X33_Y8_N0, M9K_X33_Y6_N0 ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;8;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;16;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;24;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;32;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;40;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;48;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;56;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;64;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;72;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;80;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;88;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;96;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;104;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;112;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;120;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;8;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;16;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;24;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;32;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;40;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;48;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;56;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;64;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;72;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;80;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;88;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;96;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;104;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;112;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;120;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;8;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;16;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;24;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;32;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;40;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;48;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;56;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;64;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;72;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;80;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;88;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;96;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;104;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;112;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;120;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;8;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;16;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;24;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;32;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;40;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;48;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;56;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;64;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;72;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;80;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;88;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;96;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;104;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;112;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;120;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;




+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 20          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 20          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 40          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 16          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                             ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult0|mult_gft:auto_generated|mac_out6                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                              ;                            ; DSPMULT_X13_Y3_N0  ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; lpm_mult:Mult0|mult_gft:auto_generated|mac_out8                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                              ;                            ; DSPMULT_X13_Y2_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_gft:auto_generated|mac_out4                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                              ;                            ; DSPMULT_X13_Y4_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_gft:auto_generated|w507w[0]                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                              ;                            ; DSPMULT_X13_Y1_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+--------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 7,448 / 71,559 ( 10 % ) ;
; C16 interconnects           ; 24 / 2,597 ( < 1 % )    ;
; C4 interconnects            ; 3,189 / 46,848 ( 7 % )  ;
; Direct links                ; 1,623 / 71,559 ( 2 % )  ;
; Global clocks               ; 3 / 20 ( 15 % )         ;
; Local interconnects         ; 1,567 / 24,624 ( 6 % )  ;
; R24 interconnects           ; 138 / 2,496 ( 6 % )     ;
; R4 interconnects            ; 5,302 / 62,424 ( 8 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.10) ; Number of LABs  (Total = 407) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 30                            ;
; 2                                           ; 25                            ;
; 3                                           ; 13                            ;
; 4                                           ; 9                             ;
; 5                                           ; 7                             ;
; 6                                           ; 10                            ;
; 7                                           ; 6                             ;
; 8                                           ; 15                            ;
; 9                                           ; 13                            ;
; 10                                          ; 18                            ;
; 11                                          ; 26                            ;
; 12                                          ; 31                            ;
; 13                                          ; 16                            ;
; 14                                          ; 22                            ;
; 15                                          ; 21                            ;
; 16                                          ; 145                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.88) ; Number of LABs  (Total = 407) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 33                            ;
; 1 Clock                            ; 358                           ;
; 1 Clock enable                     ; 234                           ;
; 1 Sync. clear                      ; 87                            ;
; 1 Sync. load                       ; 34                            ;
; 2 Clock enables                    ; 16                            ;
; 2 Clocks                           ; 2                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.28) ; Number of LABs  (Total = 407) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 19                            ;
; 2                                            ; 21                            ;
; 3                                            ; 13                            ;
; 4                                            ; 13                            ;
; 5                                            ; 7                             ;
; 6                                            ; 7                             ;
; 7                                            ; 5                             ;
; 8                                            ; 8                             ;
; 9                                            ; 11                            ;
; 10                                           ; 2                             ;
; 11                                           ; 10                            ;
; 12                                           ; 11                            ;
; 13                                           ; 6                             ;
; 14                                           ; 9                             ;
; 15                                           ; 7                             ;
; 16                                           ; 24                            ;
; 17                                           ; 4                             ;
; 18                                           ; 4                             ;
; 19                                           ; 8                             ;
; 20                                           ; 21                            ;
; 21                                           ; 9                             ;
; 22                                           ; 18                            ;
; 23                                           ; 20                            ;
; 24                                           ; 11                            ;
; 25                                           ; 9                             ;
; 26                                           ; 24                            ;
; 27                                           ; 10                            ;
; 28                                           ; 19                            ;
; 29                                           ; 8                             ;
; 30                                           ; 20                            ;
; 31                                           ; 15                            ;
; 32                                           ; 34                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.34) ; Number of LABs  (Total = 407) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 39                            ;
; 2                                               ; 33                            ;
; 3                                               ; 26                            ;
; 4                                               ; 10                            ;
; 5                                               ; 8                             ;
; 6                                               ; 11                            ;
; 7                                               ; 4                             ;
; 8                                               ; 26                            ;
; 9                                               ; 14                            ;
; 10                                              ; 29                            ;
; 11                                              ; 34                            ;
; 12                                              ; 37                            ;
; 13                                              ; 30                            ;
; 14                                              ; 32                            ;
; 15                                              ; 22                            ;
; 16                                              ; 51                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.54) ; Number of LABs  (Total = 407) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 5                             ;
; 3                                            ; 20                            ;
; 4                                            ; 39                            ;
; 5                                            ; 10                            ;
; 6                                            ; 21                            ;
; 7                                            ; 15                            ;
; 8                                            ; 5                             ;
; 9                                            ; 10                            ;
; 10                                           ; 4                             ;
; 11                                           ; 10                            ;
; 12                                           ; 13                            ;
; 13                                           ; 12                            ;
; 14                                           ; 23                            ;
; 15                                           ; 28                            ;
; 16                                           ; 18                            ;
; 17                                           ; 23                            ;
; 18                                           ; 26                            ;
; 19                                           ; 27                            ;
; 20                                           ; 25                            ;
; 21                                           ; 10                            ;
; 22                                           ; 10                            ;
; 23                                           ; 2                             ;
; 24                                           ; 2                             ;
; 25                                           ; 6                             ;
; 26                                           ; 2                             ;
; 27                                           ; 7                             ;
; 28                                           ; 7                             ;
; 29                                           ; 5                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 3                             ;
; 33                                           ; 4                             ;
; 34                                           ; 0                             ;
; 35                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 40        ; 0            ; 40        ; 0            ; 0            ; 40        ; 40        ; 0            ; 40        ; 40        ; 0            ; 0            ; 0            ; 0            ; 20           ; 0            ; 0            ; 20           ; 0            ; 0            ; 12           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 40        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 40           ; 0         ; 40           ; 40           ; 0         ; 0         ; 40           ; 0         ; 0         ; 40           ; 40           ; 40           ; 40           ; 20           ; 40           ; 40           ; 20           ; 40           ; 40           ; 28           ; 40           ; 40           ; 40           ; 40           ; 40           ; 40           ; 0         ; 40           ; 40           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ad9866_rxen        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rxclk       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_txen        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_txclk       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sclk        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sdio        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sdo         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sen_n       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rst_n       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_mode        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_pga[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_pga[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_pga[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_pga[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_pga[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_pga[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_miso           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ce[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED1         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED2         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED3         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED4         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; controlio          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[4]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[5]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[6]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[7]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[8]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[9]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[10]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[11]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ce[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_10mhz          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_sck            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_mosi           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable open drain on CRC_ERROR pin                               ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; Auto                ;
; Force Configuration Voltage Level                                ; On                  ;
; nCEO                                                             ; Unreserved          ;
; Data[0]                                                          ; As input tri-stated ;
; Data[1]/ASDO                                                     ; Unreserved          ;
; Data[7..2]                                                       ; Unreserved          ;
; FLASH_nCE/nCSO                                                   ; Unreserved          ;
; Other Active Parallel pins                                       ; Unreserved          ;
; DCLK                                                             ; As input tri-stated ;
; Base pin-out file on sameframe device                            ; Off                 ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                             ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; Source Clock(s)                                           ; Destination Clock(s)                                      ; Delay Added in ns ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.1              ;
; spi_sck                                                   ; spi_sck                                                   ; 22.1              ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                           ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                ; Destination Register                                                                                                               ; Delay Added in ns ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; spi_sck                        ; spi_slave:spi_slave_inst|rreg[18]                                                                                                  ; 1.482             ;
; spi_sck                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; 1.408             ;
; spi_sck                        ; spi_slave:spi_slave_inst|rreg[19]                                                                                                  ; 1.406             ;
; spi_sck                        ; spi_slave:spi_slave_inst|rreg[30]                                                                                                  ; 1.405             ;
; spi_sck                        ; spi_slave:spi_slave_inst|rdata[18]                                                                                                 ; 1.405             ;
; spi_sck                        ; spi_slave:spi_slave_inst|rreg[22]                                                                                                  ; 1.402             ;
; spi_sck                        ; spi_slave:spi_slave_inst|rdata[2]                                                                                                  ; 1.354             ;
; spi_sck                        ; spi_slave:spi_slave_inst|rdata[20]                                                                                                 ; 1.351             ;
; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|treg[36]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|treg[36]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[2] ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[2] ; spi_slave:spi_slave_inst|treg[36]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[3] ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[3] ; spi_slave:spi_slave_inst|treg[36]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[4] ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[4] ; spi_slave:spi_slave_inst|treg[36]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[5] ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[5] ; spi_slave:spi_slave_inst|treg[36]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[6] ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 1.351             ;
; spi_slave:spi_slave_inst|nb[6] ; spi_slave:spi_slave_inst|treg[36]                                                                                                  ; 1.351             ;
; spi_sck                        ; spi_slave:spi_slave_inst|rdata[5]                                                                                                  ; 1.340             ;
; spi_sck                        ; spi_slave:spi_slave_inst|rdata[22]                                                                                                 ; 1.315             ;
; spi_sck                        ; spi_slave:spi_slave_inst|rdata[19]                                                                                                 ; 1.303             ;
; spi_sck                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; 1.294             ;
; spi_sck                        ; spi_slave:spi_slave_inst|treg[38]                                                                                                  ; 1.280             ;
; spi_sck                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; 1.073             ;
; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|treg[2]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|treg[1]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|treg[2]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|treg[1]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[2] ; spi_slave:spi_slave_inst|treg[2]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[2] ; spi_slave:spi_slave_inst|treg[1]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[3] ; spi_slave:spi_slave_inst|treg[2]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[3] ; spi_slave:spi_slave_inst|treg[1]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[4] ; spi_slave:spi_slave_inst|treg[2]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[4] ; spi_slave:spi_slave_inst|treg[1]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[5] ; spi_slave:spi_slave_inst|treg[2]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[5] ; spi_slave:spi_slave_inst|treg[1]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[6] ; spi_slave:spi_slave_inst|treg[2]                                                                                                   ; 1.071             ;
; spi_slave:spi_slave_inst|nb[6] ; spi_slave:spi_slave_inst|treg[1]                                                                                                   ; 1.071             ;
; spi_sck                        ; spi_slave:spi_slave_inst|treg[47]                                                                                                  ; 1.044             ;
; spi_sck                        ; spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 1.043             ;
; spi_sck                        ; spi_slave:spi_slave_inst|treg[35]                                                                                                  ; 1.008             ;
; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|treg[30]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|treg[29]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|treg[0]                                                                                                   ; 1.000             ;
; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|treg[30]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|treg[29]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[1] ; spi_slave:spi_slave_inst|treg[0]                                                                                                   ; 1.000             ;
; spi_slave:spi_slave_inst|nb[2] ; spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[2] ; spi_slave:spi_slave_inst|treg[30]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[2] ; spi_slave:spi_slave_inst|treg[29]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[2] ; spi_slave:spi_slave_inst|treg[0]                                                                                                   ; 1.000             ;
; spi_slave:spi_slave_inst|nb[3] ; spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[3] ; spi_slave:spi_slave_inst|treg[30]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[3] ; spi_slave:spi_slave_inst|treg[29]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[3] ; spi_slave:spi_slave_inst|treg[0]                                                                                                   ; 1.000             ;
; spi_slave:spi_slave_inst|nb[4] ; spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[4] ; spi_slave:spi_slave_inst|treg[30]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[4] ; spi_slave:spi_slave_inst|treg[29]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[4] ; spi_slave:spi_slave_inst|treg[0]                                                                                                   ; 1.000             ;
; spi_slave:spi_slave_inst|nb[5] ; spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[5] ; spi_slave:spi_slave_inst|treg[30]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[5] ; spi_slave:spi_slave_inst|treg[29]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[5] ; spi_slave:spi_slave_inst|treg[0]                                                                                                   ; 1.000             ;
; spi_slave:spi_slave_inst|nb[6] ; spi_slave:spi_slave_inst|treg[31]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[6] ; spi_slave:spi_slave_inst|treg[30]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[6] ; spi_slave:spi_slave_inst|treg[29]                                                                                                  ; 1.000             ;
; spi_slave:spi_slave_inst|nb[6] ; spi_slave:spi_slave_inst|treg[0]                                                                                                   ; 1.000             ;
; spi_sck                        ; spi_slave:spi_slave_inst|treg[39]                                                                                                  ; 0.991             ;
; spi_sck                        ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; 0.988             ;
; spi_sck                        ; rxfreq[18]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[19]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[20]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[21]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[22]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[23]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[24]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[25]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[26]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[27]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[28]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[29]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[30]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; rxfreq[31]~_Duplicate_1                                                                                                            ; 0.956             ;
; spi_sck                        ; spi_slave:spi_slave_inst|treg[43]                                                                                                  ; 0.946             ;
; spi_sck                        ; rxfreq[0]~_Duplicate_1                                                                                                             ; 0.914             ;
; spi_sck                        ; rxfreq[1]~_Duplicate_1                                                                                                             ; 0.914             ;
; spi_sck                        ; rxfreq[2]~_Duplicate_1                                                                                                             ; 0.914             ;
; spi_sck                        ; rxfreq[3]~_Duplicate_1                                                                                                             ; 0.914             ;
; spi_sck                        ; rxfreq[4]~_Duplicate_1                                                                                                             ; 0.914             ;
; spi_sck                        ; rxfreq[5]~_Duplicate_1                                                                                                             ; 0.914             ;
; spi_sck                        ; rxfreq[6]~_Duplicate_1                                                                                                             ; 0.914             ;
; spi_sck                        ; rxfreq[7]~_Duplicate_1                                                                                                             ; 0.914             ;
; spi_sck                        ; rxfreq[8]~_Duplicate_1                                                                                                             ; 0.914             ;
; spi_sck                        ; rxfreq[9]~_Duplicate_1                                                                                                             ; 0.914             ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 paths that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan 28 20:16:37 2016
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RadioBerry -c radioberry
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP3C25E144C8 for design "radioberry"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 59, clock division of 8, and phase shift of 0 degrees (0 ps) for pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C5E144C8 is compatible
    Info (176445): Device EP3C10E144C8 is compatible
    Info (176445): Device EP3C16E144C8 is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (176584): Output pin "controlio" (external output clock of PLL "pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 74 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_rph1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'radioberry.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_10mhz~input (placed in PIN 25 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node reset_handler:reset_handler_inst|reset 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rxFIFOReadStrobe
        Info (176357): Destination node counter[23]
        Info (176357): Destination node counter[22]
        Info (176357): Destination node counter[21]
        Info (176357): Destination node counter[20]
        Info (176357): Destination node counter[19]
        Info (176357): Destination node counter[18]
        Info (176357): Destination node counter[17]
        Info (176357): Destination node counter[16]
        Info (176357): Destination node counter[15]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 640 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 208 register duplicates
Warning (15064): PLL "pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|pll1" output port clk[0] feeds output pin "controlio~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:15
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (169177): 20 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ad9866_sdo uses I/O standard 3.3-V LVCMOS at 69
    Info (169178): Pin spi_miso uses I/O standard 3.3-V LVCMOS at 46
    Info (169178): Pin spi_ce[1] uses I/O standard 3.3-V LVCMOS at 42
    Info (169178): Pin ad9866_adio[0] uses I/O standard 3.3-V LVCMOS at 106
    Info (169178): Pin ad9866_adio[1] uses I/O standard 3.3-V LVCMOS at 105
    Info (169178): Pin ad9866_adio[2] uses I/O standard 3.3-V LVCMOS at 104
    Info (169178): Pin ad9866_adio[3] uses I/O standard 3.3-V LVCMOS at 103
    Info (169178): Pin ad9866_adio[4] uses I/O standard 3.3-V LVCMOS at 101
    Info (169178): Pin ad9866_adio[5] uses I/O standard 3.3-V LVCMOS at 100
    Info (169178): Pin ad9866_adio[6] uses I/O standard 3.3-V LVCMOS at 99
    Info (169178): Pin ad9866_adio[7] uses I/O standard 3.3-V LVCMOS at 98
    Info (169178): Pin ad9866_adio[8] uses I/O standard 3.3-V LVCMOS at 87
    Info (169178): Pin ad9866_adio[9] uses I/O standard 3.3-V LVCMOS at 86
    Info (169178): Pin ad9866_adio[10] uses I/O standard 3.3-V LVCMOS at 85
    Info (169178): Pin ad9866_adio[11] uses I/O standard 3.3-V LVCMOS at 83
    Info (169178): Pin ad9866_clk uses I/O standard 3.3-V LVCMOS at 72
    Info (169178): Pin spi_ce[0] uses I/O standard 3.3-V LVCMOS at 43
    Info (169178): Pin clk_10mhz uses I/O standard 3.3-V LVCMOS at 25
    Info (169178): Pin spi_sck uses I/O standard 3.3-V LVCMOS at 44
    Info (169178): Pin spi_mosi uses I/O standard 3.3-V LVCMOS at 49
Warning (169064): Following 12 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ad9866_adio[0] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[1] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[2] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[3] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[4] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[5] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[6] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[7] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[8] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[9] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[10] has a permanently disabled output enable
    Info (169065): Pin ad9866_adio[11] has a permanently disabled output enable
Info (144001): Generated suppressed messages file C:/dev/RadioBerry/Firmware/output_files/radioberry.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1159 megabytes
    Info: Processing ended: Thu Jan 28 20:17:29 2016
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/dev/RadioBerry/Firmware/output_files/radioberry.fit.smsg.


