#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\Users\HEP\Documents\Quarknet 2017\QN17Verilog
#Date/Time:
#:T   Tue Jul 11 15:35:04 2017
#------------------------------
	#Reading C:\Users\HEP\Documents\Quarknet 2017\QN17Verilog\main.ncd...
	#Loading device for application Rf_Device from file '3s100e.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
	#   "main" is an NCD, version 3.2, device xc3s100e, package tq144, speed -5
	#Design creation date: 2017.07.11.19.33.12
	#Building chip graphics...
	#Loading speed info...
	#1
select -k net 'tube3A0/Q'
	#2
unselect net 'tube3A0/Q'
	#3
select -k net 'tube4A0/Q'
