#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 22 12:13:28 2019
# Process ID: 6940
# Current directory: F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.tmp/ax_pwm_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8844 F:\Awork_space\LF398_Debug\Xilinx\ftir_fpga_design\FTIR_FPGA_V1\FTIR_FPGA_V1.tmp\ax_pwm_v1_0_project\ax_pwm_v1_0_project.xpr
# Log file: F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.tmp/ax_pwm_v1_0_project/vivado.log
# Journal file: F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.tmp/ax_pwm_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.tmp/ax_pwm_v1_0_project/ax_pwm_v1_0_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.tmp/ax_pwm_v1_0_project'
INFO: [Project 1-313] Project file moved from 'c:/users/84829/desktop/ftirmain5/ftir_fpga_v1/ftir_fpga_v1.tmp/ax_pwm_v1_0_project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/src/ax_pwm.v', nor could it be found using path 'c:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/src/ax_pwm.v'.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [F:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/src/ax_pwm.v:]
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/hdl/ax_pwm_v1_0_S00_AXI.v', nor could it be found using path 'c:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/hdl/ax_pwm_v1_0_S00_AXI.v'.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [F:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/hdl/ax_pwm_v1_0_S00_AXI.v:]
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/hdl/ax_pwm_v1_0.v', nor could it be found using path 'c:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/hdl/ax_pwm_v1_0.v'.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [F:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/hdl/ax_pwm_v1_0.v:]
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/component.xml', nor could it be found using path 'c:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/ax_pwm_1.0/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip', nor could it be found using path 'c:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/Users/84829/Desktop/ftirmain5/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/yhpsoft/Xilinx/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 801.813 ; gain = 150.488
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 12:28:11 2019...
