<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>dpaa_ethdev.h source code [master/drivers/net/dpaa/dpaa_ethdev.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="dpaa_if,dpaa_if_stats "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/dpaa/dpaa_ethdev.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>master</a>/<a href='../..'>drivers</a>/<a href='..'>net</a>/<a href='./'>dpaa</a>/<a href='dpaa_ethdev.h.html'>dpaa_ethdev.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> *</i></td></tr>
<tr><th id="3">3</th><td><i> *   Copyright (c) 2014-2016 Freescale Semiconductor, Inc. All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *   Copyright 2017 NXP</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> */</i></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span> <span class="macro" data-ref="_M/__DPAA_ETHDEV_H__">__DPAA_ETHDEV_H__</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/__DPAA_ETHDEV_H__" data-ref="_M/__DPAA_ETHDEV_H__">__DPAA_ETHDEV_H__</dfn></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><i>/* System headers */</i></td></tr>
<tr><th id="11">11</th><td><u>#include &lt;stdbool.h&gt;</u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../lib/librte_ethdev/rte_ethdev_driver.h.html">&lt;rte_ethdev_driver.h&gt;</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../lib/librte_eventdev/rte_event_eth_rx_adapter.h.html">&lt;rte_event_eth_rx_adapter.h&gt;</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../bus/dpaa/include/fsl_usd.h.html">&lt;fsl_usd.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../bus/dpaa/include/fsl_qman.h.html">&lt;fsl_qman.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../bus/dpaa/include/fsl_bman.h.html">&lt;fsl_bman.h&gt;</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../bus/dpaa/include/of.h.html">&lt;of.h&gt;</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../bus/dpaa/include/netcfg.h.html">&lt;netcfg.h&gt;</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/DPAA_MBUF_HW_ANNOTATION" data-ref="_M/DPAA_MBUF_HW_ANNOTATION">DPAA_MBUF_HW_ANNOTATION</dfn>		64</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/DPAA_FD_PTA_SIZE" data-ref="_M/DPAA_FD_PTA_SIZE">DPAA_FD_PTA_SIZE</dfn>		64</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">if</span> (<a class="macro" href="#21" title="64" data-ref="_M/DPAA_MBUF_HW_ANNOTATION">DPAA_MBUF_HW_ANNOTATION</a> + <a class="macro" href="#22" title="64" data-ref="_M/DPAA_FD_PTA_SIZE">DPAA_FD_PTA_SIZE</a>) &gt; <a class="macro" href="../../../build/include/rte_config.h.html#396" title="128" data-ref="_M/RTE_PKTMBUF_HEADROOM">RTE_PKTMBUF_HEADROOM</a></u></td></tr>
<tr><th id="25">25</th><td><u>#error "Annotation requirement is more than RTE_PKTMBUF_HEADROOM"</u></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/* mbuf-&gt;seqn will be used to store event entry index for</i></td></tr>
<tr><th id="29">29</th><td><i> * driver specific usage. For parallel mode queues, invalid</i></td></tr>
<tr><th id="30">30</th><td><i> * index will be set and for atomic mode queues, valid value</i></td></tr>
<tr><th id="31">31</th><td><i> * ranging from 1 to 16.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DPAA_INVALID_MBUF_SEQN" data-ref="_M/DPAA_INVALID_MBUF_SEQN">DPAA_INVALID_MBUF_SEQN</dfn>  0</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* we will re-use the HEADROOM for annotation in RX */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DPAA_HW_BUF_RESERVE" data-ref="_M/DPAA_HW_BUF_RESERVE">DPAA_HW_BUF_RESERVE</dfn>	0</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DPAA_PACKET_LAYOUT_ALIGN" data-ref="_M/DPAA_PACKET_LAYOUT_ALIGN">DPAA_PACKET_LAYOUT_ALIGN</dfn>	64</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/* Alignment to use for cpu-local structs to avoid coherency problems. */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/MAX_CACHELINE" data-ref="_M/MAX_CACHELINE">MAX_CACHELINE</dfn>			64</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DPAA_MAX_RX_PKT_LEN" data-ref="_M/DPAA_MAX_RX_PKT_LEN">DPAA_MAX_RX_PKT_LEN</dfn>  10240</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DPAA_SGT_MAX_ENTRIES" data-ref="_M/DPAA_SGT_MAX_ENTRIES">DPAA_SGT_MAX_ENTRIES</dfn> 16 /* maximum number of entries in SG Table */</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/* RX queue tail drop threshold (CGR Based) in frame count */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CGR_RX_PERFQ_THRESH" data-ref="_M/CGR_RX_PERFQ_THRESH">CGR_RX_PERFQ_THRESH</dfn> 256</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/*max mac filter for memac(8) including primary mac addr*/</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/DPAA_MAX_MAC_FILTER" data-ref="_M/DPAA_MAX_MAC_FILTER">DPAA_MAX_MAC_FILTER</dfn> (MEMAC_NUM_OF_PADDRS + 1)</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/*Maximum number of slots available in TX ring*/</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DPAA_TX_BURST_SIZE" data-ref="_M/DPAA_TX_BURST_SIZE">DPAA_TX_BURST_SIZE</dfn>	7</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* Optimal burst size for RX and TX as default */</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DPAA_DEF_RX_BURST_SIZE" data-ref="_M/DPAA_DEF_RX_BURST_SIZE">DPAA_DEF_RX_BURST_SIZE</dfn> 7</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DPAA_DEF_TX_BURST_SIZE" data-ref="_M/DPAA_DEF_TX_BURST_SIZE">DPAA_DEF_TX_BURST_SIZE</dfn> DPAA_TX_BURST_SIZE</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#<span data-ppcond="59">ifndef</span> <span class="macro" data-ref="_M/VLAN_TAG_SIZE">VLAN_TAG_SIZE</span></u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/VLAN_TAG_SIZE" data-ref="_M/VLAN_TAG_SIZE">VLAN_TAG_SIZE</dfn>   4 /** &lt; Vlan Header Length */</u></td></tr>
<tr><th id="61">61</th><td><u>#<span data-ppcond="59">endif</span></u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/* PCD frame queues */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/DPAA_PCD_FQID_START" data-ref="_M/DPAA_PCD_FQID_START">DPAA_PCD_FQID_START</dfn>		0x400</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/DPAA_PCD_FQID_MULTIPLIER" data-ref="_M/DPAA_PCD_FQID_MULTIPLIER">DPAA_PCD_FQID_MULTIPLIER</dfn>	0x100</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/DPAA_DEFAULT_NUM_PCD_QUEUES" data-ref="_M/DPAA_DEFAULT_NUM_PCD_QUEUES">DPAA_DEFAULT_NUM_PCD_QUEUES</dfn>	1</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/DPAA_MAX_NUM_PCD_QUEUES" data-ref="_M/DPAA_MAX_NUM_PCD_QUEUES">DPAA_MAX_NUM_PCD_QUEUES</dfn>		4</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/DPAA_IF_TX_PRIORITY" data-ref="_M/DPAA_IF_TX_PRIORITY">DPAA_IF_TX_PRIORITY</dfn>		3</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/DPAA_IF_RX_PRIORITY" data-ref="_M/DPAA_IF_RX_PRIORITY">DPAA_IF_RX_PRIORITY</dfn>		0</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/DPAA_IF_DEBUG_PRIORITY" data-ref="_M/DPAA_IF_DEBUG_PRIORITY">DPAA_IF_DEBUG_PRIORITY</dfn>		7</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/DPAA_IF_RX_ANNOTATION_STASH" data-ref="_M/DPAA_IF_RX_ANNOTATION_STASH">DPAA_IF_RX_ANNOTATION_STASH</dfn>	1</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/DPAA_IF_RX_DATA_STASH" data-ref="_M/DPAA_IF_RX_DATA_STASH">DPAA_IF_RX_DATA_STASH</dfn>		1</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/DPAA_IF_RX_CONTEXT_STASH" data-ref="_M/DPAA_IF_RX_CONTEXT_STASH">DPAA_IF_RX_CONTEXT_STASH</dfn>		0</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* Each "debug" FQ is represented by one of these */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/DPAA_DEBUG_FQ_RX_ERROR" data-ref="_M/DPAA_DEBUG_FQ_RX_ERROR">DPAA_DEBUG_FQ_RX_ERROR</dfn>   0</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/DPAA_DEBUG_FQ_TX_ERROR" data-ref="_M/DPAA_DEBUG_FQ_TX_ERROR">DPAA_DEBUG_FQ_TX_ERROR</dfn>   1</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/DPAA_RSS_OFFLOAD_ALL" data-ref="_M/DPAA_RSS_OFFLOAD_ALL">DPAA_RSS_OFFLOAD_ALL</dfn> ( \</u></td></tr>
<tr><th id="82">82</th><td><u>	ETH_RSS_IP | \</u></td></tr>
<tr><th id="83">83</th><td><u>	ETH_RSS_UDP | \</u></td></tr>
<tr><th id="84">84</th><td><u>	ETH_RSS_TCP | \</u></td></tr>
<tr><th id="85">85</th><td><u>	ETH_RSS_SCTP)</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/DPAA_TX_CKSUM_OFFLOAD_MASK" data-ref="_M/DPAA_TX_CKSUM_OFFLOAD_MASK">DPAA_TX_CKSUM_OFFLOAD_MASK</dfn> (             \</u></td></tr>
<tr><th id="88">88</th><td><u>		PKT_TX_IP_CKSUM |                \</u></td></tr>
<tr><th id="89">89</th><td><u>		PKT_TX_TCP_CKSUM |               \</u></td></tr>
<tr><th id="90">90</th><td><u>		PKT_TX_UDP_CKSUM)</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i>/* DPAA Frame descriptor macros */</i></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/DPAA_FD_CMD_FCO" data-ref="_M/DPAA_FD_CMD_FCO">DPAA_FD_CMD_FCO</dfn>			0x80000000</u></td></tr>
<tr><th id="95">95</th><td><i class="doc">/**&lt; Frame queue Context Override */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/DPAA_FD_CMD_RPD" data-ref="_M/DPAA_FD_CMD_RPD">DPAA_FD_CMD_RPD</dfn>			0x40000000</u></td></tr>
<tr><th id="97">97</th><td><i class="doc">/**&lt; Read Prepended Data */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/DPAA_FD_CMD_UPD" data-ref="_M/DPAA_FD_CMD_UPD">DPAA_FD_CMD_UPD</dfn>			0x20000000</u></td></tr>
<tr><th id="99">99</th><td><i class="doc">/**&lt; Update Prepended Data */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/DPAA_FD_CMD_DTC" data-ref="_M/DPAA_FD_CMD_DTC">DPAA_FD_CMD_DTC</dfn>			0x10000000</u></td></tr>
<tr><th id="101">101</th><td><i class="doc">/**&lt; Do IP/TCP/UDP Checksum */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/DPAA_FD_CMD_DCL4C" data-ref="_M/DPAA_FD_CMD_DCL4C">DPAA_FD_CMD_DCL4C</dfn>		0x10000000</u></td></tr>
<tr><th id="103">103</th><td><i class="doc">/**&lt; Didn't calculate L4 Checksum */</i></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/DPAA_FD_CMD_CFQ" data-ref="_M/DPAA_FD_CMD_CFQ">DPAA_FD_CMD_CFQ</dfn>			0x00ffffff</u></td></tr>
<tr><th id="105">105</th><td><i class="doc">/**&lt; Confirmation Frame Queue */</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* Each network interface is represented by one of these */</i></td></tr>
<tr><th id="108">108</th><td><b>struct</b> <dfn class="type def" id="dpaa_if" title='dpaa_if' data-ref="dpaa_if">dpaa_if</dfn> {</td></tr>
<tr><th id="109">109</th><td>	<em>int</em> <dfn class="decl field" id="dpaa_if::valid" title='dpaa_if::valid' data-ref="dpaa_if::valid">valid</dfn>;</td></tr>
<tr><th id="110">110</th><td>	<em>char</em> *<dfn class="decl field" id="dpaa_if::name" title='dpaa_if::name' data-ref="dpaa_if::name">name</dfn>;</td></tr>
<tr><th id="111">111</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../bus/dpaa/include/netcfg.h.html#fm_eth_port_cfg" title='fm_eth_port_cfg' data-ref="fm_eth_port_cfg">fm_eth_port_cfg</a> *<dfn class="decl field" id="dpaa_if::cfg" title='dpaa_if::cfg' data-ref="dpaa_if::cfg">cfg</dfn>;</td></tr>
<tr><th id="112">112</th><td>	<b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_fq" title='qman_fq' data-ref="qman_fq">qman_fq</a> *<dfn class="decl field" id="dpaa_if::rx_queues" title='dpaa_if::rx_queues' data-ref="dpaa_if::rx_queues">rx_queues</dfn>;</td></tr>
<tr><th id="113">113</th><td>	<b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_cgr" title='qman_cgr' data-ref="qman_cgr">qman_cgr</a> *<dfn class="decl field" id="dpaa_if::cgr_rx" title='dpaa_if::cgr_rx' data-ref="dpaa_if::cgr_rx">cgr_rx</dfn>;</td></tr>
<tr><th id="114">114</th><td>	<b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_fq" title='qman_fq' data-ref="qman_fq">qman_fq</a> *<dfn class="decl field" id="dpaa_if::tx_queues" title='dpaa_if::tx_queues' data-ref="dpaa_if::tx_queues">tx_queues</dfn>;</td></tr>
<tr><th id="115">115</th><td>	<b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_fq" title='qman_fq' data-ref="qman_fq">qman_fq</a> <dfn class="decl field" id="dpaa_if::debug_queues" title='dpaa_if::debug_queues' data-ref="dpaa_if::debug_queues">debug_queues</dfn>[<var>2</var>];</td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="dpaa_if::nb_rx_queues" title='dpaa_if::nb_rx_queues' data-ref="dpaa_if::nb_rx_queues">nb_rx_queues</dfn>;</td></tr>
<tr><th id="117">117</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="dpaa_if::nb_tx_queues" title='dpaa_if::nb_tx_queues' data-ref="dpaa_if::nb_tx_queues">nb_tx_queues</dfn>;</td></tr>
<tr><th id="118">118</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="dpaa_if::ifid" title='dpaa_if::ifid' data-ref="dpaa_if::ifid">ifid</dfn>;</td></tr>
<tr><th id="119">119</th><td>	<b>struct</b> <a class="type" href="../../bus/dpaa/include/fman.h.html#fman_if" title='fman_if' data-ref="fman_if">fman_if</a> *<dfn class="decl field" id="dpaa_if::fif" title='dpaa_if::fif' data-ref="dpaa_if::fif">fif</dfn>;</td></tr>
<tr><th id="120">120</th><td>	<b>struct</b> <a class="type" href="../../mempool/dpaa/dpaa_mempool.h.html#dpaa_bp_info" title='dpaa_bp_info' data-ref="dpaa_bp_info" id="dpaa_bp_info"><a class="type" href="../../mempool/dpaa/dpaa_mempool.h.html#dpaa_bp_info" title='dpaa_bp_info' data-ref="dpaa_bp_info">dpaa_bp_info</a></a> *<dfn class="decl field" id="dpaa_if::bp_info" title='dpaa_if::bp_info' data-ref="dpaa_if::bp_info">bp_info</dfn>;</td></tr>
<tr><th id="121">121</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_fc_conf" title='rte_eth_fc_conf' data-ref="rte_eth_fc_conf">rte_eth_fc_conf</a> *<dfn class="decl field" id="dpaa_if::fc_conf" title='dpaa_if::fc_conf' data-ref="dpaa_if::fc_conf">fc_conf</dfn>;</td></tr>
<tr><th id="122">122</th><td>};</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><b>struct</b> <dfn class="type def" id="dpaa_if_stats" title='dpaa_if_stats' data-ref="dpaa_if_stats">dpaa_if_stats</dfn> {</td></tr>
<tr><th id="125">125</th><td>	<i>/* Rx Statistics Counter */</i></td></tr>
<tr><th id="126">126</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::reoct" title='dpaa_if_stats::reoct' data-ref="dpaa_if_stats::reoct">reoct</dfn>;		<i class="doc">/**&lt;Rx Eth Octets Counter */</i></td></tr>
<tr><th id="127">127</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::roct" title='dpaa_if_stats::roct' data-ref="dpaa_if_stats::roct">roct</dfn>;		<i class="doc">/**&lt;Rx Octet Counters */</i></td></tr>
<tr><th id="128">128</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::raln" title='dpaa_if_stats::raln' data-ref="dpaa_if_stats::raln">raln</dfn>;		<i class="doc">/**&lt;Rx Alignment Error Counter */</i></td></tr>
<tr><th id="129">129</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rxpf" title='dpaa_if_stats::rxpf' data-ref="dpaa_if_stats::rxpf">rxpf</dfn>;		<i class="doc">/**&lt;Rx valid Pause Frame */</i></td></tr>
<tr><th id="130">130</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rfrm" title='dpaa_if_stats::rfrm' data-ref="dpaa_if_stats::rfrm">rfrm</dfn>;		<i class="doc">/**&lt;Rx Frame counter */</i></td></tr>
<tr><th id="131">131</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rfcs" title='dpaa_if_stats::rfcs' data-ref="dpaa_if_stats::rfcs">rfcs</dfn>;		<i class="doc">/**&lt;Rx frame check seq error */</i></td></tr>
<tr><th id="132">132</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rvlan" title='dpaa_if_stats::rvlan' data-ref="dpaa_if_stats::rvlan">rvlan</dfn>;		<i class="doc">/**&lt;Rx Vlan Frame Counter */</i></td></tr>
<tr><th id="133">133</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rerr" title='dpaa_if_stats::rerr' data-ref="dpaa_if_stats::rerr">rerr</dfn>;		<i class="doc">/**&lt;Rx Frame error */</i></td></tr>
<tr><th id="134">134</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::ruca" title='dpaa_if_stats::ruca' data-ref="dpaa_if_stats::ruca">ruca</dfn>;		<i class="doc">/**&lt;Rx Unicast */</i></td></tr>
<tr><th id="135">135</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rmca" title='dpaa_if_stats::rmca' data-ref="dpaa_if_stats::rmca">rmca</dfn>;		<i class="doc">/**&lt;Rx Multicast */</i></td></tr>
<tr><th id="136">136</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rbca" title='dpaa_if_stats::rbca' data-ref="dpaa_if_stats::rbca">rbca</dfn>;		<i class="doc">/**&lt;Rx Broadcast */</i></td></tr>
<tr><th id="137">137</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rdrp" title='dpaa_if_stats::rdrp' data-ref="dpaa_if_stats::rdrp">rdrp</dfn>;		<i class="doc">/**&lt;Rx Dropped Packet */</i></td></tr>
<tr><th id="138">138</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rpkt" title='dpaa_if_stats::rpkt' data-ref="dpaa_if_stats::rpkt">rpkt</dfn>;		<i class="doc">/**&lt;Rx packet */</i></td></tr>
<tr><th id="139">139</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rund" title='dpaa_if_stats::rund' data-ref="dpaa_if_stats::rund">rund</dfn>;		<i class="doc">/**&lt;Rx undersized packets */</i></td></tr>
<tr><th id="140">140</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="dpaa_if_stats::res_x" title='dpaa_if_stats::res_x' data-ref="dpaa_if_stats::res_x">res_x</dfn>[<var>14</var>];</td></tr>
<tr><th id="141">141</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rovr" title='dpaa_if_stats::rovr' data-ref="dpaa_if_stats::rovr">rovr</dfn>;		<i class="doc">/**&lt;Rx oversized but good */</i></td></tr>
<tr><th id="142">142</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rjbr" title='dpaa_if_stats::rjbr' data-ref="dpaa_if_stats::rjbr">rjbr</dfn>;		<i class="doc">/**&lt;Rx oversized with bad csum */</i></td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rfrg" title='dpaa_if_stats::rfrg' data-ref="dpaa_if_stats::rfrg">rfrg</dfn>;		<i class="doc">/**&lt;Rx fragment Packet */</i></td></tr>
<tr><th id="144">144</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rcnp" title='dpaa_if_stats::rcnp' data-ref="dpaa_if_stats::rcnp">rcnp</dfn>;		<i class="doc">/**&lt;Rx control packets (0x8808 */</i></td></tr>
<tr><th id="145">145</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::rdrntp" title='dpaa_if_stats::rdrntp' data-ref="dpaa_if_stats::rdrntp">rdrntp</dfn>;	<i class="doc">/**&lt;Rx dropped due to FIFO overflow */</i></td></tr>
<tr><th id="146">146</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="dpaa_if_stats::res01d0" title='dpaa_if_stats::res01d0' data-ref="dpaa_if_stats::res01d0">res01d0</dfn>[<var>12</var>];</td></tr>
<tr><th id="147">147</th><td>	<i>/* Tx Statistics Counter */</i></td></tr>
<tr><th id="148">148</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::teoct" title='dpaa_if_stats::teoct' data-ref="dpaa_if_stats::teoct">teoct</dfn>;		<i class="doc">/**&lt;Tx eth octets */</i></td></tr>
<tr><th id="149">149</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::toct" title='dpaa_if_stats::toct' data-ref="dpaa_if_stats::toct">toct</dfn>;		<i class="doc">/**&lt;Tx Octets */</i></td></tr>
<tr><th id="150">150</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="dpaa_if_stats::res0210" title='dpaa_if_stats::res0210' data-ref="dpaa_if_stats::res0210">res0210</dfn>[<var>2</var>];</td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::txpf" title='dpaa_if_stats::txpf' data-ref="dpaa_if_stats::txpf">txpf</dfn>;		<i class="doc">/**&lt;Tx valid pause frame */</i></td></tr>
<tr><th id="152">152</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::tfrm" title='dpaa_if_stats::tfrm' data-ref="dpaa_if_stats::tfrm">tfrm</dfn>;		<i class="doc">/**&lt;Tx frame counter */</i></td></tr>
<tr><th id="153">153</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::tfcs" title='dpaa_if_stats::tfcs' data-ref="dpaa_if_stats::tfcs">tfcs</dfn>;		<i class="doc">/**&lt;Tx FCS error */</i></td></tr>
<tr><th id="154">154</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::tvlan" title='dpaa_if_stats::tvlan' data-ref="dpaa_if_stats::tvlan">tvlan</dfn>;		<i class="doc">/**&lt;Tx Vlan Frame */</i></td></tr>
<tr><th id="155">155</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::terr" title='dpaa_if_stats::terr' data-ref="dpaa_if_stats::terr">terr</dfn>;		<i class="doc">/**&lt;Tx frame error */</i></td></tr>
<tr><th id="156">156</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::tuca" title='dpaa_if_stats::tuca' data-ref="dpaa_if_stats::tuca">tuca</dfn>;		<i class="doc">/**&lt;Tx Unicast */</i></td></tr>
<tr><th id="157">157</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::tmca" title='dpaa_if_stats::tmca' data-ref="dpaa_if_stats::tmca">tmca</dfn>;		<i class="doc">/**&lt;Tx Multicast */</i></td></tr>
<tr><th id="158">158</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::tbca" title='dpaa_if_stats::tbca' data-ref="dpaa_if_stats::tbca">tbca</dfn>;		<i class="doc">/**&lt;Tx Broadcast */</i></td></tr>
<tr><th id="159">159</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="dpaa_if_stats::res0258" title='dpaa_if_stats::res0258' data-ref="dpaa_if_stats::res0258">res0258</dfn>[<var>2</var>];</td></tr>
<tr><th id="160">160</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::tpkt" title='dpaa_if_stats::tpkt' data-ref="dpaa_if_stats::tpkt">tpkt</dfn>;		<i class="doc">/**&lt;Tx Packet */</i></td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="dpaa_if_stats::tund" title='dpaa_if_stats::tund' data-ref="dpaa_if_stats::tund">tund</dfn>;		<i class="doc">/**&lt;Tx Undersized */</i></td></tr>
<tr><th id="162">162</th><td>};</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><em>int</em></td></tr>
<tr><th id="165">165</th><td><dfn class="decl fn" id="dpaa_eth_eventq_attach" title='dpaa_eth_eventq_attach' data-ref="dpaa_eth_eventq_attach">dpaa_eth_eventq_attach</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col2 decl" id="122dev" title='dev' data-type='const struct rte_eth_dev *' data-ref="122dev">dev</dfn>,</td></tr>
<tr><th id="166">166</th><td>		<em>int</em> <dfn class="local col3 decl" id="123eth_rx_queue_id" title='eth_rx_queue_id' data-type='int' data-ref="123eth_rx_queue_id">eth_rx_queue_id</dfn>,</td></tr>
<tr><th id="167">167</th><td>		<a class="typedef" href="../../bus/dpaa/include/compat.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="local col4 decl" id="124ch_id" title='ch_id' data-type='u16' data-ref="124ch_id">ch_id</dfn>,</td></tr>
<tr><th id="168">168</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../lib/librte_eventdev/rte_event_eth_rx_adapter.h.html#rte_event_eth_rx_adapter_queue_conf" title='rte_event_eth_rx_adapter_queue_conf' data-ref="rte_event_eth_rx_adapter_queue_conf">rte_event_eth_rx_adapter_queue_conf</a> *<dfn class="local col5 decl" id="125queue_conf" title='queue_conf' data-type='const struct rte_event_eth_rx_adapter_queue_conf *' data-ref="125queue_conf">queue_conf</dfn>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><em>int</em></td></tr>
<tr><th id="171">171</th><td><dfn class="decl fn" id="dpaa_eth_eventq_detach" title='dpaa_eth_eventq_detach' data-ref="dpaa_eth_eventq_detach">dpaa_eth_eventq_detach</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col6 decl" id="126dev" title='dev' data-type='const struct rte_eth_dev *' data-ref="126dev">dev</dfn>,</td></tr>
<tr><th id="172">172</th><td>			   <em>int</em> <dfn class="local col7 decl" id="127eth_rx_queue_id" title='eth_rx_queue_id' data-type='int' data-ref="127eth_rx_queue_id">eth_rx_queue_id</dfn>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><b>enum</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_cb_dqrr_result" title='qman_cb_dqrr_result' data-ref="qman_cb_dqrr_result">qman_cb_dqrr_result</a></td></tr>
<tr><th id="175">175</th><td><dfn class="decl fn" id="dpaa_rx_cb_parallel" title='dpaa_rx_cb_parallel' data-ref="dpaa_rx_cb_parallel">dpaa_rx_cb_parallel</dfn>(<em>void</em> *<dfn class="local col8 decl" id="128event" title='event' data-type='void *' data-ref="128event">event</dfn>,</td></tr>
<tr><th id="176">176</th><td>		    <b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_portal" title='qman_portal' data-ref="qman_portal">qman_portal</a> *<dfn class="local col9 decl" id="129qm" title='qm' data-type='struct qman_portal *' data-ref="129qm">qm</dfn> <a class="macro" href="../../bus/dpaa/include/compat.h.html#55" title="__attribute__((__unused__))" data-ref="_M/__always_unused">__always_unused</a>,</td></tr>
<tr><th id="177">177</th><td>		    <b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_fq" title='qman_fq' data-ref="qman_fq">qman_fq</a> *<dfn class="local col0 decl" id="130fq" title='fq' data-type='struct qman_fq *' data-ref="130fq">fq</dfn>,</td></tr>
<tr><th id="178">178</th><td>		    <em>const</em> <b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qm_dqrr_entry" title='qm_dqrr_entry' data-ref="qm_dqrr_entry">qm_dqrr_entry</a> *<dfn class="local col1 decl" id="131dqrr" title='dqrr' data-type='const struct qm_dqrr_entry *' data-ref="131dqrr">dqrr</dfn>,</td></tr>
<tr><th id="179">179</th><td>		    <em>void</em> **<dfn class="local col2 decl" id="132bufs" title='bufs' data-type='void **' data-ref="132bufs">bufs</dfn>);</td></tr>
<tr><th id="180">180</th><td><b>enum</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_cb_dqrr_result" title='qman_cb_dqrr_result' data-ref="qman_cb_dqrr_result">qman_cb_dqrr_result</a></td></tr>
<tr><th id="181">181</th><td><dfn class="decl fn" id="dpaa_rx_cb_atomic" title='dpaa_rx_cb_atomic' data-ref="dpaa_rx_cb_atomic">dpaa_rx_cb_atomic</dfn>(<em>void</em> *<dfn class="local col3 decl" id="133event" title='event' data-type='void *' data-ref="133event">event</dfn>,</td></tr>
<tr><th id="182">182</th><td>		  <b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_portal" title='qman_portal' data-ref="qman_portal">qman_portal</a> *<dfn class="local col4 decl" id="134qm" title='qm' data-type='struct qman_portal *' data-ref="134qm">qm</dfn> <a class="macro" href="../../bus/dpaa/include/compat.h.html#55" title="__attribute__((__unused__))" data-ref="_M/__always_unused">__always_unused</a>,</td></tr>
<tr><th id="183">183</th><td>		  <b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qman_fq" title='qman_fq' data-ref="qman_fq">qman_fq</a> *<dfn class="local col5 decl" id="135fq" title='fq' data-type='struct qman_fq *' data-ref="135fq">fq</dfn>,</td></tr>
<tr><th id="184">184</th><td>		  <em>const</em> <b>struct</b> <a class="type" href="../../bus/dpaa/include/fsl_qman.h.html#qm_dqrr_entry" title='qm_dqrr_entry' data-ref="qm_dqrr_entry">qm_dqrr_entry</a> *<dfn class="local col6 decl" id="136dqrr" title='dqrr' data-type='const struct qm_dqrr_entry *' data-ref="136dqrr">dqrr</dfn>,</td></tr>
<tr><th id="185">185</th><td>		  <em>void</em> **<dfn class="local col7 decl" id="137bufs" title='bufs' data-type='void **' data-ref="137bufs">bufs</dfn>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#<span data-ppcond="7">endif</span></u></td></tr>
<tr><th id="188">188</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../event/dpaa/dpaa_eventdev.c.html'>master/drivers/event/dpaa/dpaa_eventdev.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
