FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/* bench 3330.8.0 b5437b4674ca */
/* bench 3330.8.1 fbe1a5cd0e37 */
/* bench 3330.8.2 22d997e81234 */
/* bench 3330.8.3 f169ef14ab28 */
/* bench 3330.8.4 44581721c9e4 */
/* bench 3330.8.5 7bf44f8fea26 */
 * Copyright (C) 2016-2017 Cirrus Logic
 */

#include <linux/err.h>
#include <linux/mfd/madera/core.h>

#include "pinctrl-madera.h"

/*
 * The alt func groups are the most commonly used functions we place these at
 * the lower function indexes for convenience, and the less commonly used gpio
 * functions at higher indexes.
 *
 * To stay consistent with the datasheet the function names are the same as
 * the group names for that function's pins
 *
 * Note - all 1 less than in datasheet because these are zero-indexed
 */
static const unsigned int cs47l90_mif1_pins[] = { 8, 9 };
static const unsigned int cs47l90_mif2_pins[] = { 10, 11 };
static const unsigned int cs47l90_mif3_pins[] = { 12, 13 };
static const unsigned int cs47l90_aif1_pins[] = { 14, 15, 16, 17 };
static const unsigned int cs47l90_aif2_pins[] = { 18, 19, 20, 21 };
static const unsigned int cs47l90_aif3_pins[] = { 22, 23, 24, 25 };
static const unsigned int cs47l90_aif4_pins[] = { 26, 27, 28, 29 };
static const unsigned int cs47l90_dmic4_pins[] = { 30, 31 };
static const unsigned int cs47l90_dmic5_pins[] = { 32, 33 };
static const unsigned int cs47l90_dmic3_pins[] = { 34, 35 };
static const unsigned int cs47l90_spk1_pins[] = { 36, 37 };

static const struct madera_pin_groups cs47l90_pin_groups[] = {
	{ "aif1", cs47l90_aif1_pins, ARRAY_SIZE(cs47l90_aif1_pins) },
	{ "aif2", cs47l90_aif2_pins, ARRAY_SIZE(cs47l90_aif2_pins) },
	{ "aif3", cs47l90_aif3_pins, ARRAY_SIZE(cs47l90_aif3_pins) },
	{ "aif4", cs47l90_aif4_pins, ARRAY_SIZE(cs47l90_aif4_pins) },
	{ "mif1", cs47l90_mif1_pins, ARRAY_SIZE(cs47l90_mif1_pins) },
	{ "mif2", cs47l90_mif2_pins, ARRAY_SIZE(cs47l90_mif2_pins) },
	{ "mif3", cs47l90_mif3_pins, ARRAY_SIZE(cs47l90_mif3_pins) },
	{ "dmic3", cs47l90_dmic3_pins, ARRAY_SIZE(cs47l90_dmic3_pins) },
	{ "dmic4", cs47l90_dmic4_pins, ARRAY_SIZE(cs47l90_dmic4_pins) },
	{ "dmic5", cs47l90_dmic5_pins, ARRAY_SIZE(cs47l90_dmic5_pins) },
	{ "pdmspk1", cs47l90_spk1_pins, ARRAY_SIZE(cs47l90_spk1_pins) },
};

const struct madera_pin_chip cs47l90_pin_chip = {
	.n_pins = CS47L90_NUM_GPIOS,
	.pin_groups = cs47l90_pin_groups,
/* bench 25016.2.0 47339029562b */
/* bench 25016.2.1 1c8543ea7fe3 */
/* bench 25016.2.2 e0bcbbd236d1 */
/* bench 25016.2.3 ebb3d85596a6 */
/* bench 25016.2.4 c0180e4051af */
/* bench 25016.2.5 c780fdeec81e */
/* bench 25016.2.6 960dd754e45b */
/* bench 25016.2.7 6055ac4a7b10 */
/* bench 25016.2.8 bb2d74afe7bf */
/* bench 25016.2.9 edb9f7b1e3e5 */
/* bench 25016.2.10 5d754df09386 */
/* bench 25016.2.11 f7bc884cb874 */
/* bench 25016.2.12 ecc9103f57d4 */
