{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542950695676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542950695684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 23:24:55 2018 " "Processing started: Thu Nov 22 23:24:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542950695684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542950695684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLS_Test -c TLS_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLS_Test -c TLS_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542950695684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542950696799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542950696799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls_machine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tls_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLS_Machine " "Found entity 1: TLS_Machine" {  } { { "TLS_Machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/TLS_Machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542950704638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542950704638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic_tls.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic_tls.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLS " "Found entity 1: Output_Logic_TLS" {  } { { "Output_Logic_TLS.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/Output_Logic_TLS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542950704748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542950704748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder_4to2_tls.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder_4to2_tls.v" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_TLS " "Found entity 1: Priority_Encoder_4to2_TLS" {  } { { "Priority_Encoder_4to2_TLS.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/Priority_Encoder_4to2_TLS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542950704842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542950704842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_logic_tls.v 1 1 " "Found 1 design units, including 1 entities, in source file input_logic_tls.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLS " "Found entity 1: Input_Logic_TLS" {  } { { "Input_Logic_TLS.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/Input_Logic_TLS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542950704935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542950704935 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TLS_Test.v " "Can't analyze file -- file TLS_Test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542950704951 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Regiester_Selected.v " "Can't analyze file -- file Regiester_Selected.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542950704951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_selected.v 1 1 " "Found 1 design units, including 1 entities, in source file register_selected.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Selected " "Found entity 1: Register_Selected" {  } { { "Register_Selected.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/Register_Selected.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542950705045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542950705045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tls_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLS_Test " "Found entity 1: TLS_Test" {  } { { "TLS_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/TLS_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542950705123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542950705123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLS_Test " "Elaborating entity \"TLS_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542950705404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Selected Register_Selected:inst1 " "Elaborating entity \"Register_Selected\" for hierarchy \"Register_Selected:inst1\"" {  } { { "TLS_Test.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/TLS_Test.bdf" { { 432 1080 1232 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542950705592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLS_Machine TLS_Machine:inst " "Elaborating entity \"TLS_Machine\" for hierarchy \"TLS_Machine:inst\"" {  } { { "TLS_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/TLS_Test.bdf" { { 432 768 1080 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542950705779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLS TLS_Machine:inst\|Output_Logic_TLS:inst5 " "Elaborating entity \"Output_Logic_TLS\" for hierarchy \"TLS_Machine:inst\|Output_Logic_TLS:inst5\"" {  } { { "tls_machine.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/tls_machine.bdf" { { 320 632 784 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542950705826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLS TLS_Machine:inst\|Input_Logic_TLS:inst " "Elaborating entity \"Input_Logic_TLS\" for hierarchy \"TLS_Machine:inst\|Input_Logic_TLS:inst\"" {  } { { "tls_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/tls_machine.bdf" { { 320 328 480 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542950705873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_TLS TLS_Machine:inst\|Priority_Encoder_4to2_TLS:inst6 " "Elaborating entity \"Priority_Encoder_4to2_TLS\" for hierarchy \"TLS_Machine:inst\|Priority_Encoder_4to2_TLS:inst6\"" {  } { { "tls_machine.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/tls_machine.bdf" { { 320 160 312 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542950705920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542950707326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542950708794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542950708794 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "TLS_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Test/TLS_Test.bdf" { { 472 600 768 488 "Select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542950709469 "|TLS_Test|Select[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542950709469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542950709469 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542950709469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542950709469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542950709469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542950709704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 23:25:09 2018 " "Processing ended: Thu Nov 22 23:25:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542950709704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542950709704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542950709704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542950709704 ""}
