

================================================================
== Vivado HLS Report for 'SIG0'
================================================================
* Date:           Wed Apr 14 12:12:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SHA
* Solution:       solution2_Kintex_with_hardware
* Product family: kintexu
* Target device:  xcku025-ffva1156-1-c


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.474|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 2 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_1)   --->   "%lshr_ln = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %x_read, i32 7, i32 31)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 3 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_1)   --->   "%trunc_ln35 = trunc i32 %x_read to i7" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 4 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_1)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln35, i25 %lshr_ln)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 5 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_1)   --->   "%lshr_ln35_2 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %x_read, i32 18, i32 31)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 6 'partselect' 'lshr_ln35_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_1)   --->   "%trunc_ln35_2 = trunc i32 %x_read to i18" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 7 'trunc' 'trunc_ln35_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_1)   --->   "%or_ln35_2 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln35_2, i14 %lshr_ln35_2)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 8 'bitconcatenate' 'or_ln35_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_1)   --->   "%lshr_ln5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x_read, i32 3, i32 31)" [SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 9 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_1)   --->   "%zext_ln55 = zext i29 %lshr_ln5 to i32" [SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 10 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_1)   --->   "%xor_ln55 = xor i32 %zext_ln55, %or_ln35_2" [SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 11 'xor' 'xor_ln55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.47ns) (out node of the LUT)   --->   "%xor_ln55_1 = xor i32 %xor_ln55, %or_ln" [SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 12 'xor' 'xor_ln55_1' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "ret i32 %xor_ln55_1" [SHA_new/SHA_new/sha256_impl.c:55]   --->   Operation 13 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read       (read          ) [ 00]
lshr_ln      (partselect    ) [ 00]
trunc_ln35   (trunc         ) [ 00]
or_ln        (bitconcatenate) [ 00]
lshr_ln35_2  (partselect    ) [ 00]
trunc_ln35_2 (trunc         ) [ 00]
or_ln35_2    (bitconcatenate) [ 00]
lshr_ln5     (partselect    ) [ 00]
zext_ln55    (zext          ) [ 00]
xor_ln55     (xor           ) [ 00]
xor_ln55_1   (xor           ) [ 00]
ret_ln55     (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="x_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="lshr_ln_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="25" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="4" slack="0"/>
<pin id="32" dir="0" index="3" bw="6" slack="0"/>
<pin id="33" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="trunc_ln35_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="or_ln_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="7" slack="0"/>
<pin id="45" dir="0" index="2" bw="25" slack="0"/>
<pin id="46" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="lshr_ln35_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="14" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="0" index="3" bw="6" slack="0"/>
<pin id="55" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln35_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln35_2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="or_ln35_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="18" slack="0"/>
<pin id="67" dir="0" index="2" bw="14" slack="0"/>
<pin id="68" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln35_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="lshr_ln5_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="29" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="0" index="3" bw="6" slack="0"/>
<pin id="77" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln55_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="29" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="xor_ln55_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="29" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="xor_ln55_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="22" pin="2"/><net_sink comp="28" pin=1"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="41"><net_src comp="22" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="38" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="28" pin="4"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="22" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="63"><net_src comp="22" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="50" pin="4"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="85"><net_src comp="72" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="64" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="42" pin="3"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: SIG0 : x | {1 }
  - Chain level:
	State 1
		or_ln : 1
		or_ln35_2 : 1
		zext_ln55 : 1
		xor_ln55 : 2
		xor_ln55_1 : 2
		ret_ln55 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    xor   |   xor_ln55_fu_86   |    0    |    32   |
|          |  xor_ln55_1_fu_92  |    0    |    32   |
|----------|--------------------|---------|---------|
|   read   |  x_read_read_fu_22 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    lshr_ln_fu_28   |    0    |    0    |
|partselect|  lshr_ln35_2_fu_50 |    0    |    0    |
|          |   lshr_ln5_fu_72   |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln35_fu_38  |    0    |    0    |
|          | trunc_ln35_2_fu_60 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|     or_ln_fu_42    |    0    |    0    |
|          |   or_ln35_2_fu_64  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |   zext_ln55_fu_82  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    64   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   64   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   64   |
+-----------+--------+--------+
