INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorenzo/Desktop/Labo_3/codigo/ALU-FMS/ALU-FSM.srcs/sim_1/new/alu_fsm_top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_fsm_top_test'
