$comment
	File created using the following command:
		vcd file mux4_in4bits.msim.vcd -direction
$end
$date
	Mon Apr 08 18:11:59 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux4_in4bits_vlg_vec_tst $end
$var reg 4 ! am [3:0] $end
$var reg 4 " bm [3:0] $end
$var reg 3 # ch [2:0] $end
$var reg 4 $ cm [3:0] $end
$var reg 4 % dm [3:0] $end
$var reg 4 & em [3:0] $end
$var wire 1 ' saidam [3] $end
$var wire 1 ( saidam [2] $end
$var wire 1 ) saidam [1] $end
$var wire 1 * saidam [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 gen:3:uut|saida~0_combout $end
$var wire 1 3 gen:0:uut|saida~1_combout $end
$var wire 1 4 gen:0:uut|saida~2_combout $end
$var wire 1 5 gen:0:uut|saida~0_combout $end
$var wire 1 6 gen:0:uut|saida~3_combout $end
$var wire 1 7 gen:1:uut|saida~0_combout $end
$var wire 1 8 gen:1:uut|saida~1_combout $end
$var wire 1 9 gen:1:uut|saida~2_combout $end
$var wire 1 : gen:2:uut|saida~0_combout $end
$var wire 1 ; gen:2:uut|saida~1_combout $end
$var wire 1 < gen:2:uut|saida~2_combout $end
$var wire 1 = gen:3:uut|saida~1_combout $end
$var wire 1 > gen:3:uut|saida~2_combout $end
$var wire 1 ? em~combout [3] $end
$var wire 1 @ em~combout [2] $end
$var wire 1 A em~combout [1] $end
$var wire 1 B em~combout [0] $end
$var wire 1 C dm~combout [3] $end
$var wire 1 D dm~combout [2] $end
$var wire 1 E dm~combout [1] $end
$var wire 1 F dm~combout [0] $end
$var wire 1 G cm~combout [3] $end
$var wire 1 H cm~combout [2] $end
$var wire 1 I cm~combout [1] $end
$var wire 1 J cm~combout [0] $end
$var wire 1 K ch~combout [2] $end
$var wire 1 L ch~combout [1] $end
$var wire 1 M ch~combout [0] $end
$var wire 1 N bm~combout [3] $end
$var wire 1 O bm~combout [2] $end
$var wire 1 P bm~combout [1] $end
$var wire 1 Q bm~combout [0] $end
$var wire 1 R am~combout [3] $end
$var wire 1 S am~combout [2] $end
$var wire 1 T am~combout [1] $end
$var wire 1 U am~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b10 "
b0 #
b11 $
b100 %
b101 &
1*
0)
0(
0'
x+
0,
1-
x.
1/
10
11
02
13
14
05
16
07
08
09
0:
0;
0<
0=
0>
1B
0A
1@
0?
0F
0E
1D
0C
1J
1I
0H
0G
0M
0L
0K
0Q
1P
0O
0N
1U
0T
0S
0R
$end
#50000
b1 #
1M
0+
17
04
03
18
06
19
0*
1)
#110000
b11 #
b10 #
0M
1L
1+
07
13
08
18
14
09
19
16
0)
1)
1*
#170000
b11 #
1M
0+
1:
17
04
12
1;
08
06
1<
09
0*
1(
0)
#230000
b111 #
b101 #
b100 #
0M
0L
1K
1+
0:
07
15
14
02
1=
18
0<
0;
08
1<
16
0=
0(
1(
1*
#280000
b101 #
1M
0+
17
05
04
03
18
0<
06
0(
0*
#320000
b0 !
b0 "
b1 $
b0 $
b0 %
b1 &
b0 &
b1 #
b0 #
0M
0K
0B
0@
0D
0J
0I
0P
0U
1+
07
19
08
1)
09
0)
#1000000
