// Seed: 2208639244
module module_0 (
    input wor id_0,
    output tri id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    output wand id_5,
    output supply0 id_6,
    output supply0 id_7,
    input uwire id_8,
    output wor id_9,
    output uwire id_10,
    input uwire id_11,
    input tri id_12
);
  assign id_7 = id_8;
  assign id_1 = id_11 - 1;
  assign module_1.id_2 = 0;
  supply1 id_14 = 1;
  logic [-1 'b0 <  1 : 1 'b0] id_15;
  ;
endmodule
module module_0 (
    output logic id_0,
    output wand id_1,
    input wor id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 module_1,
    output tri id_6
);
  wire id_8;
  assign id_4 = id_2;
  always_comb @(posedge id_8 or(-1)) id_0 = #id_9 id_9 && id_5 && -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3,
      id_2,
      id_3,
      id_4,
      id_6,
      id_6,
      id_3,
      id_6,
      id_4,
      id_2,
      id_3
  );
endmodule
