{"sha": "a466bea388a4f4b83af79afa9e08e22499ad311a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTQ2NmJlYTM4OGE0ZjRiODNhZjc5YWZhOWUwOGUyMjQ5OWFkMzExYQ==", "commit": {"author": {"name": "Kazu Hirata", "email": "kazu@cs.umass.edu", "date": "2004-02-10T23:58:59Z"}, "committer": {"name": "Kazu Hirata", "email": "kazu@gcc.gnu.org", "date": "2004-02-10T23:58:59Z"}, "message": "h8300-protos.h: Add a prototype for h8300_regs_ok_for_stm.\n\n\t* config/h8300/h8300-protos.h: Add a prototype for\n\th8300_regs_ok_for_stm.\n\t* config/h8300/h8300.c (h8300_regs_ok_for_stm): New.\n\t* config/h8300/h8300.md (stm_h8300s_2_advanced,\n\tstm_h8300s_2_normal, stm_h8300s_2, stm_h8300s_3_advanced,\n\tstm_h8300s_3_normal, stm_h8300s_3, stm_h8300s_4_advanced,\n\tstm_h8300s_4_normal, stm_h8300s_4, ldm_h8300s_2_advanced,\n\tldm_h8300s_2_normal, ldm_h8300s_2, ldm_h8300s_3_advanced,\n\tldm_h8300s_3_normal, ldm_h8300s_3, ldm_h8300s_4_advanced,\n\tldm_h8300s_4_normal, ldm_h8300s_4): Use\n\th8300_regs_ok_for_stm().\n\nFrom-SVN: r77624", "tree": {"sha": "d93df7c73cdc0baaced42dc72ad3e185fabefe1f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d93df7c73cdc0baaced42dc72ad3e185fabefe1f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a466bea388a4f4b83af79afa9e08e22499ad311a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a466bea388a4f4b83af79afa9e08e22499ad311a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a466bea388a4f4b83af79afa9e08e22499ad311a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a466bea388a4f4b83af79afa9e08e22499ad311a/comments", "author": null, "committer": null, "parents": [{"sha": "cf81c88e37cd333bef4578538e7f6d20ed8067e1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cf81c88e37cd333bef4578538e7f6d20ed8067e1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cf81c88e37cd333bef4578538e7f6d20ed8067e1"}], "stats": {"total": 142, "additions": 64, "deletions": 78}, "files": [{"sha": "bafbbb63a806e4f816f3cd35887e878cd1cfcd5d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a466bea388a4f4b83af79afa9e08e22499ad311a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a466bea388a4f4b83af79afa9e08e22499ad311a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a466bea388a4f4b83af79afa9e08e22499ad311a", "patch": "@@ -1,3 +1,17 @@\n+2004-02-10  Kazu Hirata  <kazu@cs.umass.edu>\n+\n+\t* config/h8300/h8300-protos.h: Add a prototype for\n+\th8300_regs_ok_for_stm.\n+\t* config/h8300/h8300.c (h8300_regs_ok_for_stm): New.\n+\t* config/h8300/h8300.md (stm_h8300s_2_advanced,\n+\tstm_h8300s_2_normal, stm_h8300s_2, stm_h8300s_3_advanced,\n+\tstm_h8300s_3_normal, stm_h8300s_3, stm_h8300s_4_advanced,\n+\tstm_h8300s_4_normal, stm_h8300s_4, ldm_h8300s_2_advanced,\n+\tldm_h8300s_2_normal, ldm_h8300s_2, ldm_h8300s_3_advanced,\n+\tldm_h8300s_3_normal, ldm_h8300s_3, ldm_h8300s_4_advanced,\n+\tldm_h8300s_4_normal, ldm_h8300s_4): Use\n+\th8300_regs_ok_for_stm().\n+\n 2004-02-10  Danny Smith  <dannysmith@users.sourceforge.net>\n \n \tPR c/14088"}, {"sha": "2595a3c162cf4523bfe78538d7b3dc6803339343", "filename": "gcc/config/h8300/h8300-protos.h", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a466bea388a4f4b83af79afa9e08e22499ad311a/gcc%2Fconfig%2Fh8300%2Fh8300-protos.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a466bea388a4f4b83af79afa9e08e22499ad311a/gcc%2Fconfig%2Fh8300%2Fh8300-protos.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fh8300%2Fh8300-protos.h?ref=a466bea388a4f4b83af79afa9e08e22499ad311a", "patch": "@@ -102,6 +102,7 @@ extern void h8300_expand_prologue (void);\n extern void h8300_expand_epilogue (void);\n extern int h8300_current_function_interrupt_function_p (void);\n extern int h8300_initial_elimination_offset (int, int);\n+extern int h8300_regs_ok_for_stm (int, rtx[]);\n extern int h8300_hard_regno_rename_ok (unsigned int, unsigned int);\n \n struct cpp_reader;"}, {"sha": "ee735bed80950e20f6c8e00633585adfead58c94", "filename": "gcc/config/h8300/h8300.c", "status": "modified", "additions": 31, "deletions": 0, "changes": 31, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a466bea388a4f4b83af79afa9e08e22499ad311a/gcc%2Fconfig%2Fh8300%2Fh8300.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a466bea388a4f4b83af79afa9e08e22499ad311a/gcc%2Fconfig%2Fh8300%2Fh8300.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fh8300%2Fh8300.c?ref=a466bea388a4f4b83af79afa9e08e22499ad311a", "patch": "@@ -4576,6 +4576,37 @@ same_cmp_following_p (rtx i1)\n \t  && any_condjump_p (i2) && onlyjump_p (i2));\n }\n \n+/* Return nonzero if OPERANDS are valid for stm (or ldm) that pushes\n+   (or pops) N registers.  OPERANDS are asssumed to be an array of\n+   registers.  */\n+\n+int\n+h8300_regs_ok_for_stm (int n, rtx operands[])\n+{\n+  switch (n)\n+    {\n+    case 2:\n+      return ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n+\t      || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n+\t      || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5));\n+    case 3:\n+      return ((REGNO (operands[0]) == 0\n+\t       && REGNO (operands[1]) == 1\n+\t       && REGNO (operands[2]) == 2)\n+\t      || (REGNO (operands[0]) == 4\n+\t\t  && REGNO (operands[1]) == 5\n+\t\t  && REGNO (operands[2]) == 6));\n+\n+    case 4:\n+      return (REGNO (operands[0]) == 0\n+\t      && REGNO (operands[1]) == 1\n+\t      && REGNO (operands[2]) == 2\n+\t      && REGNO (operands[3]) == 3);\n+    }\n+\n+  abort ();\n+}\n+\n /* Return nonzero if register OLD_REG can be renamed to register NEW_REG.  */\n \n int"}, {"sha": "b4c89f77518b704e61bc4b06ccbad8aaa2b2bb2e", "filename": "gcc/config/h8300/h8300.md", "status": "modified", "additions": 18, "deletions": 78, "changes": 96, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a466bea388a4f4b83af79afa9e08e22499ad311a/gcc%2Fconfig%2Fh8300%2Fh8300.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a466bea388a4f4b83af79afa9e08e22499ad311a/gcc%2Fconfig%2Fh8300%2Fh8300.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fh8300%2Fh8300.md?ref=a466bea388a4f4b83af79afa9e08e22499ad311a", "patch": "@@ -1911,9 +1911,7 @@\n       (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -8)))\n \t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n-   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n-       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n-       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+   && h8300_regs_ok_for_stm (2, operands)\"\n   \"stm.l\\\\t%S0-%S1,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -1927,9 +1925,7 @@\n       (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n \t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n-   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n-       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n-       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+   && h8300_regs_ok_for_stm (2, operands)\"\n   \"stm.l\\\\t%S0-%S1,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -1938,9 +1934,7 @@\n   [(match_operand:SI 0 \"register_operand\" \"\")\n    (match_operand:SI 1 \"register_operand\" \"\")]\n   \"TARGET_H8300S\n-   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n-       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n-       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+   && h8300_regs_ok_for_stm (2, operands)\"\n   \"\n {\n   if (!TARGET_NORMAL_MODE)\n@@ -1961,12 +1955,7 @@\n       (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -12)))\n \t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n-   && ((REGNO (operands[0]) == 0\n-\t&& REGNO (operands[1]) == 1\n-\t&& REGNO (operands[2]) == 2)\n-       || (REGNO (operands[0]) == 4\n-\t   && REGNO (operands[1]) == 5\n-\t   && REGNO (operands[2]) == 6))\"\n+   && h8300_regs_ok_for_stm (3, operands)\"\n   \"stm.l\\\\t%S0-%S2,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -1982,12 +1971,7 @@\n       (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -12)))\n \t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n-   && ((REGNO (operands[0]) == 0\n-\t&& REGNO (operands[1]) == 1\n-\t&& REGNO (operands[2]) == 2)\n-       || (REGNO (operands[0]) == 4\n-\t   && REGNO (operands[1]) == 5\n-\t   && REGNO (operands[2]) == 6))\"\n+   && h8300_regs_ok_for_stm (3, operands)\"\n   \"stm.l\\\\t%S0-%S2,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -1997,12 +1981,7 @@\n    (match_operand:SI 1 \"register_operand\" \"\")\n    (match_operand:SI 2 \"register_operand\" \"\")]\n   \"TARGET_H8300S\n-   && ((REGNO (operands[0]) == 0\n-\t&& REGNO (operands[1]) == 1\n-\t&& REGNO (operands[2]) == 2)\n-       || (REGNO (operands[0]) == 4\n-\t   && REGNO (operands[1]) == 5\n-\t   && REGNO (operands[2]) == 6))\"\n+   && h8300_regs_ok_for_stm (3, operands)\"\n   \"\n {\n   if (!TARGET_NORMAL_MODE)\n@@ -2027,10 +2006,7 @@\n       (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -16)))\n \t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n-   && REGNO (operands[0]) == 0\n-   && REGNO (operands[1]) == 1\n-   && REGNO (operands[2]) == 2\n-   && REGNO (operands[3]) == 3\"\n+   && h8300_regs_ok_for_stm (4, operands)\"\n   \"stm.l\\\\t%S0-%S3,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -2048,10 +2024,7 @@\n       (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -16)))\n \t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n-   && REGNO (operands[0]) == 0\n-   && REGNO (operands[1]) == 1\n-   && REGNO (operands[2]) == 2\n-   && REGNO (operands[3]) == 3\"\n+   && h8300_regs_ok_for_stm (4, operands)\"\n   \"stm.l\\\\t%S0-%S3,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -2062,10 +2035,7 @@\n    (match_operand:SI 2 \"register_operand\" \"\")\n    (match_operand:SI 3 \"register_operand\" \"\")]\n   \"TARGET_H8300S\n-   && REGNO (operands[0]) == 0\n-   && REGNO (operands[1]) == 1\n-   && REGNO (operands[2]) == 2\n-   && REGNO (operands[3]) == 3\"\n+   && h8300_regs_ok_for_stm (4, operands)\"\n   \"\n {\n   if (!TARGET_NORMAL_MODE)\n@@ -2086,9 +2056,7 @@\n       (set (mem:SI (reg:SI SP_REG))\n \t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n-   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n-       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n-       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+   && h8300_regs_ok_for_stm (2, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S1\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -2102,9 +2070,7 @@\n       (set (mem:SI (reg:HI SP_REG))\n \t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n-   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n-       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n-       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+   && h8300_regs_ok_for_stm (2, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S1\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -2113,9 +2079,7 @@\n   [(match_operand:SI 0 \"register_operand\" \"\")\n    (match_operand:SI 1 \"register_operand\" \"\")]\n   \"TARGET_H8300S\n-   && ((REGNO (operands[0]) == 0 && REGNO (operands[1]) == 1)\n-       || (REGNO (operands[0]) == 2 && REGNO (operands[1]) == 3)\n-       || (REGNO (operands[0]) == 4 && REGNO (operands[1]) == 5))\"\n+   && h8300_regs_ok_for_stm (2, operands)\"\n   \"\n {\n   if (!TARGET_NORMAL_MODE)\n@@ -2136,12 +2100,7 @@\n       (set (mem:SI (reg:SI SP_REG))\n \t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n-   && ((REGNO (operands[0]) == 0\n-\t&& REGNO (operands[1]) == 1\n-\t&& REGNO (operands[2]) == 2)\n-       || (REGNO (operands[0]) == 4\n-\t   && REGNO (operands[1]) == 5\n-\t   && REGNO (operands[2]) == 6))\"\n+   && h8300_regs_ok_for_stm (3, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S2\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -2157,12 +2116,7 @@\n       (set (mem:SI (reg:HI SP_REG))\n \t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n-   && ((REGNO (operands[0]) == 0\n-\t&& REGNO (operands[1]) == 1\n-\t&& REGNO (operands[2]) == 2)\n-       || (REGNO (operands[0]) == 4\n-\t   && REGNO (operands[1]) == 5\n-\t   && REGNO (operands[2]) == 6))\"\n+   && h8300_regs_ok_for_stm (3, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S2\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -2172,12 +2126,7 @@\n    (match_operand:SI 1 \"register_operand\" \"\")\n    (match_operand:SI 2 \"register_operand\" \"\")]\n   \"TARGET_H8300S\n-   && ((REGNO (operands[0]) == 0\n-\t&& REGNO (operands[1]) == 1\n-\t&& REGNO (operands[2]) == 2)\n-       || (REGNO (operands[0]) == 4\n-\t   && REGNO (operands[1]) == 5\n-\t   && REGNO (operands[2]) == 6))\"\n+   && h8300_regs_ok_for_stm (3, operands)\"\n   \"\n {\n   if (!TARGET_NORMAL_MODE)\n@@ -2202,10 +2151,7 @@\n       (set (mem:SI (reg:SI SP_REG))\n \t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n-   && REGNO (operands[0]) == 0\n-   && REGNO (operands[1]) == 1\n-   && REGNO (operands[2]) == 2\n-   && REGNO (operands[3]) == 3\"\n+   && h8300_regs_ok_for_stm (4, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S3\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -2223,10 +2169,7 @@\n       (set (mem:SI (reg:HI SP_REG))\n \t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n-   && REGNO (operands[0]) == 0\n-   && REGNO (operands[1]) == 1\n-   && REGNO (operands[2]) == 2\n-   && REGNO (operands[3]) == 3\"\n+   && h8300_regs_ok_for_stm (4, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S3\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n@@ -2237,10 +2180,7 @@\n    (match_operand:SI 2 \"register_operand\" \"\")\n    (match_operand:SI 3 \"register_operand\" \"\")]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n-   && REGNO (operands[0]) == 0\n-   && REGNO (operands[1]) == 1\n-   && REGNO (operands[2]) == 2\n-   && REGNO (operands[3]) == 3\"\n+   && h8300_regs_ok_for_stm (4, operands)\"\n   \"\n {\n   if (!TARGET_NORMAL_MODE)"}]}