Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 18:00:36 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_70_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 Delay1No28_instance/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.889ns (25.149%)  route 2.646ns (74.851%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 6.682 - 4.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.147ns, distribution 1.054ns)
  Clock Net Delay (Destination): 2.015ns (routing 1.043ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=68150, routed)       2.201     3.159    Delay1No28_instance/clk_IBUF_BUFG
    SLICE_X163Y271       FDCE                                         r  Delay1No28_instance/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y271       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.238 r  Delay1No28_instance/Y_reg[9]/Q
                         net (fo=4, routed)           0.784     4.022    Delay1No28_instance/Q[9]
    SLICE_X175Y324       LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     4.146 r  Delay1No28_instance/geqOp_carry_i_12__3/O
                         net (fo=1, routed)           0.014     4.160    Sum10_2_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X175Y324       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.316 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.342    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X175Y325       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.357 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.383    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X175Y326       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.435 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.469     4.904    Delay1No29_instance/CO[0]
    SLICE_X178Y331       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.969 r  Delay1No29_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.170     5.139    Delay1No28_instance/Y_reg[23]_0[0]
    SLICE_X178Y331       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.228 r  Delay1No28_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.098     5.326    Delay1No28_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X179Y331       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     5.363 r  Delay1No28_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=33, routed)          0.336     5.699    Delay1No29_instance/shiftVal__5[0]
    SLICE_X180Y324       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     5.822 r  Delay1No29_instance/shiftedFracY_d1[18]_i_2__3/O
                         net (fo=5, routed)           0.335     6.157    Delay1No29_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X177Y328       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     6.306 r  Delay1No29_instance/shiftedFracY_d1[10]_i_2__3/O
                         net (fo=2, routed)           0.388     6.694    Sum10_2_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X180Y326       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=68150, routed)       2.015     6.682    Sum10_2_impl_instance/FPAddSubOp_instance/clk
    SLICE_X180Y326       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.399     7.081    
                         clock uncertainty           -0.035     7.046    
    SLICE_X180Y326       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.071    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  0.377    




