C:/Users/michael/Projects/opensource/FpgaCourse/Basics/verilog/Labs/SyncAutomates/example_automates/milley_automate/milley_automate_testbench.v {1 {vlog -work work -stats=none C:/Users/michael/Projects/opensource/FpgaCourse/Basics/verilog/Labs/SyncAutomates/example_automates/milley_automate/milley_automate_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module milley_automate_testbench

Top level modules:
	milley_automate_testbench

} {} {}} C:/Users/michael/Projects/opensource/FpgaCourse/Basics/verilog/Labs/SyncAutomates/example_automates/milley_automate/milley_automate.v {1 {vlog -work work -stats=none C:/Users/michael/Projects/opensource/FpgaCourse/Basics/verilog/Labs/SyncAutomates/example_automates/milley_automate/milley_automate.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module milley_automate

Top level modules:
	milley_automate

} {} {}}
