<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › regs-lcd.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-lcd.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/regs-lcd.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003 Simtec Electronics &lt;linux@simtec.co.uk&gt;</span>
<span class="cm"> *		      http://www.simtec.co.uk/products/SWLINUX/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>


<span class="cp">#ifndef ___ASM_ARCH_REGS_LCD_H</span>
<span class="cp">#define ___ASM_ARCH_REGS_LCD_H</span>

<span class="cp">#define S3C2410_LCDREG(x)	(x)</span>

<span class="cm">/* LCD control registers */</span>
<span class="cp">#define S3C2410_LCDCON1	    S3C2410_LCDREG(0x00)</span>
<span class="cp">#define S3C2410_LCDCON2	    S3C2410_LCDREG(0x04)</span>
<span class="cp">#define S3C2410_LCDCON3	    S3C2410_LCDREG(0x08)</span>
<span class="cp">#define S3C2410_LCDCON4	    S3C2410_LCDREG(0x0C)</span>
<span class="cp">#define S3C2410_LCDCON5	    S3C2410_LCDREG(0x10)</span>

<span class="cp">#define S3C2410_LCDCON1_CLKVAL(x)  ((x) &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_LCDCON1_MMODE	   (1&lt;&lt;7)</span>
<span class="cp">#define S3C2410_LCDCON1_DSCAN4	   (0&lt;&lt;5)</span>
<span class="cp">#define S3C2410_LCDCON1_STN4	   (1&lt;&lt;5)</span>
<span class="cp">#define S3C2410_LCDCON1_STN8	   (2&lt;&lt;5)</span>
<span class="cp">#define S3C2410_LCDCON1_TFT	   (3&lt;&lt;5)</span>

<span class="cp">#define S3C2410_LCDCON1_STN1BPP	   (0&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON1_STN2GREY   (1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON1_STN4GREY   (2&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON1_STN8BPP	   (3&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON1_STN12BPP   (4&lt;&lt;1)</span>

<span class="cp">#define S3C2410_LCDCON1_TFT1BPP	   (8&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON1_TFT2BPP	   (9&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON1_TFT4BPP	   (10&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON1_TFT8BPP	   (11&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON1_TFT16BPP   (12&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON1_TFT24BPP   (13&lt;&lt;1)</span>

<span class="cp">#define S3C2410_LCDCON1_ENVID	   (1)</span>

<span class="cp">#define S3C2410_LCDCON1_MODEMASK    0x1E</span>

<span class="cp">#define S3C2410_LCDCON2_VBPD(x)	    ((x) &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_LCDCON2_LINEVAL(x)  ((x) &lt;&lt; 14)</span>
<span class="cp">#define S3C2410_LCDCON2_VFPD(x)	    ((x) &lt;&lt; 6)</span>
<span class="cp">#define S3C2410_LCDCON2_VSPW(x)	    ((x) &lt;&lt; 0)</span>

<span class="cp">#define S3C2410_LCDCON2_GET_VBPD(x) ( ((x) &gt;&gt; 24) &amp; 0xFF)</span>
<span class="cp">#define S3C2410_LCDCON2_GET_VFPD(x) ( ((x) &gt;&gt;  6) &amp; 0xFF)</span>
<span class="cp">#define S3C2410_LCDCON2_GET_VSPW(x) ( ((x) &gt;&gt;  0) &amp; 0x3F)</span>

<span class="cp">#define S3C2410_LCDCON3_HBPD(x)	    ((x) &lt;&lt; 19)</span>
<span class="cp">#define S3C2410_LCDCON3_WDLY(x)	    ((x) &lt;&lt; 19)</span>
<span class="cp">#define S3C2410_LCDCON3_HOZVAL(x)   ((x) &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_LCDCON3_HFPD(x)	    ((x) &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_LCDCON3_LINEBLANK(x)((x) &lt;&lt; 0)</span>

<span class="cp">#define S3C2410_LCDCON3_GET_HBPD(x) ( ((x) &gt;&gt; 19) &amp; 0x7F)</span>
<span class="cp">#define S3C2410_LCDCON3_GET_HFPD(x) ( ((x) &gt;&gt;  0) &amp; 0xFF)</span>

<span class="cm">/* LDCCON4 changes for STN mode on the S3C2412 */</span>

<span class="cp">#define S3C2410_LCDCON4_MVAL(x)	    ((x) &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_LCDCON4_HSPW(x)	    ((x) &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_LCDCON4_WLH(x)	    ((x) &lt;&lt; 0)</span>

<span class="cp">#define S3C2410_LCDCON4_GET_HSPW(x) ( ((x) &gt;&gt;  0) &amp; 0xFF)</span>

<span class="cp">#define S3C2410_LCDCON5_BPP24BL	    (1&lt;&lt;12)</span>
<span class="cp">#define S3C2410_LCDCON5_FRM565	    (1&lt;&lt;11)</span>
<span class="cp">#define S3C2410_LCDCON5_INVVCLK	    (1&lt;&lt;10)</span>
<span class="cp">#define S3C2410_LCDCON5_INVVLINE    (1&lt;&lt;9)</span>
<span class="cp">#define S3C2410_LCDCON5_INVVFRAME   (1&lt;&lt;8)</span>
<span class="cp">#define S3C2410_LCDCON5_INVVD	    (1&lt;&lt;7)</span>
<span class="cp">#define S3C2410_LCDCON5_INVVDEN	    (1&lt;&lt;6)</span>
<span class="cp">#define S3C2410_LCDCON5_INVPWREN    (1&lt;&lt;5)</span>
<span class="cp">#define S3C2410_LCDCON5_INVLEND	    (1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_LCDCON5_PWREN	    (1&lt;&lt;3)</span>
<span class="cp">#define S3C2410_LCDCON5_ENLEND	    (1&lt;&lt;2)</span>
<span class="cp">#define S3C2410_LCDCON5_BSWP	    (1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDCON5_HWSWP	    (1&lt;&lt;0)</span>

<span class="cm">/* framebuffer start addressed */</span>
<span class="cp">#define S3C2410_LCDSADDR1   S3C2410_LCDREG(0x14)</span>
<span class="cp">#define S3C2410_LCDSADDR2   S3C2410_LCDREG(0x18)</span>
<span class="cp">#define S3C2410_LCDSADDR3   S3C2410_LCDREG(0x1C)</span>

<span class="cp">#define S3C2410_LCDBANK(x)	((x) &lt;&lt; 21)</span>
<span class="cp">#define S3C2410_LCDBASEU(x)	(x)</span>

<span class="cp">#define S3C2410_OFFSIZE(x)	((x) &lt;&lt; 11)</span>
<span class="cp">#define S3C2410_PAGEWIDTH(x)	(x)</span>

<span class="cm">/* colour lookup and miscellaneous controls */</span>

<span class="cp">#define S3C2410_REDLUT	   S3C2410_LCDREG(0x20)</span>
<span class="cp">#define S3C2410_GREENLUT   S3C2410_LCDREG(0x24)</span>
<span class="cp">#define S3C2410_BLUELUT	   S3C2410_LCDREG(0x28)</span>

<span class="cp">#define S3C2410_DITHMODE   S3C2410_LCDREG(0x4C)</span>
<span class="cp">#define S3C2410_TPAL	   S3C2410_LCDREG(0x50)</span>

<span class="cp">#define S3C2410_TPAL_EN		(1&lt;&lt;24)</span>

<span class="cm">/* interrupt info */</span>
<span class="cp">#define S3C2410_LCDINTPND  S3C2410_LCDREG(0x54)</span>
<span class="cp">#define S3C2410_LCDSRCPND  S3C2410_LCDREG(0x58)</span>
<span class="cp">#define S3C2410_LCDINTMSK  S3C2410_LCDREG(0x5C)</span>
<span class="cp">#define S3C2410_LCDINT_FIWSEL	(1&lt;&lt;2)</span>
<span class="cp">#define	S3C2410_LCDINT_FRSYNC	(1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_LCDINT_FICNT	(1&lt;&lt;0)</span>

<span class="cm">/* s3c2442 extra stn registers */</span>

<span class="cp">#define S3C2442_REDLUT		S3C2410_LCDREG(0x20)</span>
<span class="cp">#define S3C2442_GREENLUT	S3C2410_LCDREG(0x24)</span>
<span class="cp">#define S3C2442_BLUELUT		S3C2410_LCDREG(0x28)</span>
<span class="cp">#define S3C2442_DITHMODE	S3C2410_LCDREG(0x20)</span>

<span class="cp">#define S3C2410_LPCSEL	   S3C2410_LCDREG(0x60)</span>

<span class="cp">#define S3C2410_TFTPAL(x)  S3C2410_LCDREG((0x400 + (x)*4))</span>

<span class="cm">/* S3C2412 registers */</span>

<span class="cp">#define S3C2412_TPAL		S3C2410_LCDREG(0x20)</span>

<span class="cp">#define S3C2412_LCDINTPND	S3C2410_LCDREG(0x24)</span>
<span class="cp">#define S3C2412_LCDSRCPND	S3C2410_LCDREG(0x28)</span>
<span class="cp">#define S3C2412_LCDINTMSK	S3C2410_LCDREG(0x2C)</span>

<span class="cp">#define S3C2412_TCONSEL		S3C2410_LCDREG(0x30)</span>

<span class="cp">#define S3C2412_LCDCON6		S3C2410_LCDREG(0x34)</span>
<span class="cp">#define S3C2412_LCDCON7		S3C2410_LCDREG(0x38)</span>
<span class="cp">#define S3C2412_LCDCON8		S3C2410_LCDREG(0x3C)</span>
<span class="cp">#define S3C2412_LCDCON9		S3C2410_LCDREG(0x40)</span>

<span class="cp">#define S3C2412_REDLUT(x)	S3C2410_LCDREG(0x44 + ((x)*4))</span>
<span class="cp">#define S3C2412_GREENLUT(x)	S3C2410_LCDREG(0x60 + ((x)*4))</span>
<span class="cp">#define S3C2412_BLUELUT(x)	S3C2410_LCDREG(0x98 + ((x)*4))</span>

<span class="cp">#define S3C2412_FRCPAT(x)	S3C2410_LCDREG(0xB4 + ((x)*4))</span>

<span class="cm">/* general registers */</span>

<span class="cm">/* base of the LCD registers, where INTPND, INTSRC and then INTMSK</span>
<span class="cm"> * are available. */</span>

<span class="cp">#define S3C2410_LCDINTBASE	S3C2410_LCDREG(0x54)</span>
<span class="cp">#define S3C2412_LCDINTBASE	S3C2410_LCDREG(0x24)</span>

<span class="cp">#define S3C24XX_LCDINTPND	(0x00)</span>
<span class="cp">#define S3C24XX_LCDSRCPND	(0x04)</span>
<span class="cp">#define S3C24XX_LCDINTMSK	(0x08)</span>

<span class="cp">#endif </span><span class="cm">/* ___ASM_ARCH_REGS_LCD_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
