{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453690354737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453690354737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 10:52:34 2016 " "Processing started: Mon Jan 25 10:52:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453690354737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453690354737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off my_uart_top -c my_uart_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off my_uart_top -c my_uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453690354737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_uart_top_8_1200mv_85c_slow.vo D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/ simulation " "Generated file my_uart_top_8_1200mv_85c_slow.vo in folder \"D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453690355454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_uart_top_8_1200mv_0c_slow.vo D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/ simulation " "Generated file my_uart_top_8_1200mv_0c_slow.vo in folder \"D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453690355639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_uart_top_min_1200mv_0c_fast.vo D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/ simulation " "Generated file my_uart_top_min_1200mv_0c_fast.vo in folder \"D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453690355839 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_uart_top.vo D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/ simulation " "Generated file my_uart_top.vo in folder \"D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453690356024 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_uart_top_8_1200mv_85c_v_slow.sdo D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/ simulation " "Generated file my_uart_top_8_1200mv_85c_v_slow.sdo in folder \"D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453690356224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_uart_top_8_1200mv_0c_v_slow.sdo D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/ simulation " "Generated file my_uart_top_8_1200mv_0c_v_slow.sdo in folder \"D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453690356407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_uart_top_min_1200mv_0c_v_fast.sdo D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/ simulation " "Generated file my_uart_top_min_1200mv_0c_v_fast.sdo in folder \"D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453690356587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_uart_top_v.sdo D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/ simulation " "Generated file my_uart_top_v.sdo in folder \"D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453690356772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453690356841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 10:52:36 2016 " "Processing ended: Mon Jan 25 10:52:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453690356841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453690356841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453690356841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453690356841 ""}
