Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 10 16:20:32 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SCS_TT_TEST_wrapper_timing_summary_routed.rpt -pb SCS_TT_TEST_wrapper_timing_summary_routed.pb -rpx SCS_TT_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SCS_TT_TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.339    -2144.478                    753                 6366       -1.082       -5.237                      5                 6366        0.613        0.000                       0                  3745  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SCS_TT_TEST_clk_wiz_0_0    {0.000 1.613}        3.226           310.000         
  clk_out2_SCS_TT_TEST_clk_wiz_0_0    {0.202 1.815}        3.226           310.000         
  clk_out3_SCS_TT_TEST_clk_wiz_0_0    {0.403 2.016}        3.226           310.000         
  clk_out4_SCS_TT_TEST_clk_wiz_0_0    {0.605 2.218}        3.226           310.000         
  clk_out5_SCS_TT_TEST_clk_wiz_0_0    {0.806 2.419}        3.226           310.000         
  clkfbout_SCS_TT_TEST_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1  {0.000 1.613}        3.226           309.981         
  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {0.202 1.815}        3.226           309.981         
  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {0.403 2.016}        3.226           309.981         
  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {0.605 2.218}        3.226           309.981         
  clkfbout_SCS_TT_TEST_clk_wiz_1_0_1  {0.000 1.613}        3.226           309.981         
T0                                    {0.000 5.000}        10.000          100.000         
T1                                    {0.000 5.000}        10.000          100.000         
T2                                    {0.000 5.000}        10.000          100.000         
T3                                    {0.000 5.000}        10.000          100.000         
T4                                    {0.000 5.000}        10.000          100.000         
clk_fpga_0                            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -3.612     -252.175                    285                  609        0.164        0.000                      0                  609        1.071        0.000                       0                   454  
  clk_out2_SCS_TT_TEST_clk_wiz_0_0          1.803        0.000                      0                   10        0.180        0.000                      0                   10        1.071        0.000                       0                    22  
  clk_out3_SCS_TT_TEST_clk_wiz_0_0          1.668        0.000                      0                   10        0.189        0.000                      0                   10        1.071        0.000                       0                    22  
  clk_out4_SCS_TT_TEST_clk_wiz_0_0          1.748        0.000                      0                   10        0.229        0.000                      0                   10        1.071        0.000                       0                    22  
  clk_out5_SCS_TT_TEST_clk_wiz_0_0          1.551        0.000                      0                   10        0.256        0.000                      0                   10        1.071        0.000                       0                    22  
  clkfbout_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      2.633        0.000                       0                     3  
SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    0.613        0.000                       0                     1  
  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1        1.595        0.000                      0                   10        0.180        0.000                      0                   10        1.071        0.000                       0                    22  
  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1        1.742        0.000                      0                   10        0.198        0.000                      0                   10        1.071        0.000                       0                    22  
  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1        1.748        0.000                      0                   10        0.196        0.000                      0                   10        1.071        0.000                       0                    22  
  clkfbout_SCS_TT_TEST_clk_wiz_1_0_1                                                                                                                                                    1.071        0.000                       0                     3  
clk_fpga_0                                  2.255        0.000                      0                 5185        0.054        0.000                      0                 5185        4.020        0.000                       0                  3129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_SCS_TT_TEST_clk_wiz_0_0    clk_out1_SCS_TT_TEST_clk_wiz_0_0         -0.767       -3.479                      5                   10        0.232        0.000                      0                   10  
clk_out3_SCS_TT_TEST_clk_wiz_0_0    clk_out1_SCS_TT_TEST_clk_wiz_0_0         -1.188       -4.752                      5                   10        0.418        0.000                      0                   10  
clk_out4_SCS_TT_TEST_clk_wiz_0_0    clk_out1_SCS_TT_TEST_clk_wiz_0_0         -1.116       -5.186                      5                   10        0.516        0.000                      0                   10  
clk_out5_SCS_TT_TEST_clk_wiz_0_0    clk_out1_SCS_TT_TEST_clk_wiz_0_0         -1.494       -6.772                      5                   10        0.765        0.000                      0                   10  
clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -0.906       -3.440                      5                   10        0.141        0.000                      0                   10  
clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -1.168       -5.043                      5                   10        0.223        0.000                      0                   10  
clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -1.368       -5.985                      5                   10        0.428        0.000                      0                   10  
T0                                  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -2.866       -2.981                      2                    2       -1.082       -1.082                      1                    2  
T1                                  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -2.527       -2.718                      2                    2       -1.007       -1.007                      1                    2  
T2                                  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -2.745       -2.924                      2                    2       -1.019       -1.019                      1                    2  
T3                                  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -2.731       -2.865                      2                    2       -1.061       -1.061                      1                    2  
T4                                  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -2.914       -3.041                      2                    2       -1.068       -1.068                      1                    2  
clk_fpga_0                          clk_out1_SCS_TT_TEST_clk_wiz_0_0         -4.339    -1716.987                    437                  437        0.054        0.000                      0                  437  
T0                                  clk_out2_SCS_TT_TEST_clk_wiz_0_0         -2.927       -5.811                      2                    2        0.231        0.000                      0                    2  
T1                                  clk_out2_SCS_TT_TEST_clk_wiz_0_0         -2.918       -5.741                      2                    2        0.261        0.000                      0                    2  
T2                                  clk_out2_SCS_TT_TEST_clk_wiz_0_0         -2.754       -5.396                      2                    2        0.163        0.000                      0                    2  
T3                                  clk_out2_SCS_TT_TEST_clk_wiz_0_0         -3.001       -5.909                      2                    2        0.226        0.000                      0                    2  
T4                                  clk_out2_SCS_TT_TEST_clk_wiz_0_0         -2.964       -5.755                      2                    2        0.254        0.000                      0                    2  
T0                                  clk_out3_SCS_TT_TEST_clk_wiz_0_0         -2.877       -5.711                      2                    2        0.247        0.000                      0                    2  
T1                                  clk_out3_SCS_TT_TEST_clk_wiz_0_0         -2.914       -5.743                      2                    2        0.242        0.000                      0                    2  
T2                                  clk_out3_SCS_TT_TEST_clk_wiz_0_0         -2.901       -5.727                      2                    2        0.227        0.000                      0                    2  
T3                                  clk_out3_SCS_TT_TEST_clk_wiz_0_0         -2.894       -5.783                      2                    2        0.236        0.000                      0                    2  
T4                                  clk_out3_SCS_TT_TEST_clk_wiz_0_0         -2.781       -5.512                      2                    2        0.259        0.000                      0                    2  
T0                                  clk_out4_SCS_TT_TEST_clk_wiz_0_0         -3.016       -5.917                      2                    2        0.228        0.000                      0                    2  
T1                                  clk_out4_SCS_TT_TEST_clk_wiz_0_0         -2.917       -5.814                      2                    2        0.236        0.000                      0                    2  
T2                                  clk_out4_SCS_TT_TEST_clk_wiz_0_0         -2.877       -5.667                      2                    2        0.148        0.000                      0                    2  
T3                                  clk_out4_SCS_TT_TEST_clk_wiz_0_0         -2.753       -5.462                      2                    2        0.209        0.000                      0                    2  
T4                                  clk_out4_SCS_TT_TEST_clk_wiz_0_0         -2.940       -5.709                      2                    2        0.204        0.000                      0                    2  
T0                                  clk_out5_SCS_TT_TEST_clk_wiz_0_0         -2.999       -5.972                      2                    2        0.225        0.000                      0                    2  
T1                                  clk_out5_SCS_TT_TEST_clk_wiz_0_0         -2.917       -5.724                      2                    2        0.169        0.000                      0                    2  
T2                                  clk_out5_SCS_TT_TEST_clk_wiz_0_0         -2.986       -5.968                      2                    2        0.185        0.000                      0                    2  
T3                                  clk_out5_SCS_TT_TEST_clk_wiz_0_0         -3.070       -5.731                      2                    2        0.190        0.000                      0                    2  
T4                                  clk_out5_SCS_TT_TEST_clk_wiz_0_0         -2.885       -5.746                      2                    2        0.171        0.000                      0                    2  
T0                                  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1       -2.545       -4.922                      2                    2        0.262        0.000                      0                    2  
T1                                  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1       -2.642       -4.849                      2                    2        0.144        0.000                      0                    2  
T2                                  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1       -2.386       -4.711                      2                    2        0.227        0.000                      0                    2  
T3                                  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1       -2.498       -4.906                      2                    2        0.222        0.000                      0                    2  
T4                                  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1       -2.672       -5.074                      2                    2        0.233        0.000                      0                    2  
T0                                  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1       -2.898       -5.581                      2                    2        0.392        0.000                      0                    2  
T1                                  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1       -2.505       -4.873                      2                    2        0.205        0.000                      0                    2  
T2                                  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1       -2.437       -4.750                      2                    2        0.243        0.000                      0                    2  
T3                                  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1       -2.418       -4.826                      2                    2        0.222        0.000                      0                    2  
T4                                  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1       -2.587       -5.059                      2                    2        0.251        0.000                      0                    2  
T0                                  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1       -2.784       -5.222                      2                    2        0.243        0.000                      0                    2  
T1                                  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1       -2.796       -5.579                      2                    2        0.428        0.000                      0                    2  
T2                                  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1       -2.651       -5.079                      2                    2        0.287        0.000                      0                    2  
T3                                  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1       -2.441       -4.880                      2                    2        0.254        0.000                      0                    2  
T4                                  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1       -2.485       -4.902                      2                    2        0.247        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :          285  Failing Endpoints,  Worst Slack       -3.612ns,  Total Violation     -252.175ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.612ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 2.868ns (42.660%)  route 3.855ns (57.340%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 4.830 - 3.226 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.770     1.773    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.456     2.229 f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/Q
                         net (fo=2, routed)           1.026     3.255    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[5]
    SLICE_X90Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.379 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.379    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1_carry__0_i_4_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.892 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1_carry__0_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.009 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.018    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1_carry__1_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.135    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1_carry__2_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.458 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1_carry__3/O[1]
                         net (fo=2, routed)           0.917     5.375    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout1[18]
    SLICE_X97Y74         LUT4 (Prop_lut4_I1_O)        0.306     5.681 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1_i_7/O
                         net (fo=1, routed)           0.715     6.396    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1_i_7_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.070 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.079    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__2/CO[3]
                         net (fo=1, routed)           1.179     8.372    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__2_n_0
    SLICE_X103Y70        LUT6 (Prop_lut6_I0_O)        0.124     8.496 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_i_1/O
                         net (fo=1, routed)           0.000     8.496    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_i_1_n_0
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.601     4.830    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                         clock pessimism              0.114     4.944    
                         clock uncertainty           -0.090     4.853    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)        0.031     4.884    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg
  -------------------------------------------------------------------
                         required time                          4.884    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                 -3.612    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.196ns (22.983%)  route 4.008ns (77.017%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.771     1.774    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.419     2.193 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/Q
                         net (fo=5, routed)           1.897     4.090    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in52_in
    SLICE_X95Y73         LUT3 (Prop_lut3_I1_O)        0.326     4.416 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_12/O
                         net (fo=4, routed)           1.280     5.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_12_n_0
    SLICE_X97Y77         LUT6 (Prop_lut6_I2_O)        0.327     6.023 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_5/O
                         net (fo=3, routed)           0.831     6.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_5_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I1_O)        0.124     6.978 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_3/O
                         net (fo=1, routed)           0.000     6.978    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count61_out[4]
    SLICE_X103Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/C
                         clock pessimism              0.114     4.940    
                         clock uncertainty           -0.090     4.849    
    SLICE_X103Y73        FDRE (Setup_fdre_C_D)        0.031     4.880    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]
  -------------------------------------------------------------------
                         required time                          4.880    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.074ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 1.263ns (24.586%)  route 3.874ns (75.414%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.770     1.773    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.478     2.251 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/Q
                         net (fo=6, routed)           1.524     3.775    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in42_in
    SLICE_X100Y77        LUT3 (Prop_lut3_I1_O)        0.301     4.076 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__1/T2DEL[0]_i_2/O
                         net (fo=3, routed)           0.824     4.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__1/T2DEL[0]_i_2_n_0
    SLICE_X100Y77        LUT5 (Prop_lut5_I1_O)        0.153     5.053 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__1/T2DEL[4]_i_3/O
                         net (fo=4, routed)           1.062     6.115    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__1/T2DEL[4]_i_3_n_0
    SLICE_X100Y71        LUT6 (Prop_lut6_I1_O)        0.331     6.446 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__1/T2DEL[2]_i_1/O
                         net (fo=1, routed)           0.464     6.910    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count45_out[2]
    SLICE_X98Y70         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y70         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/C
                         clock pessimism              0.114     4.943    
                         clock uncertainty           -0.090     4.852    
    SLICE_X98Y70         FDRE (Setup_fdre_C_D)       -0.016     4.836    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                 -2.074    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.196ns (23.138%)  route 3.973ns (76.862%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.825 - 3.226 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.771     1.774    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.419     2.193 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/Q
                         net (fo=5, routed)           1.897     4.090    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in52_in
    SLICE_X95Y73         LUT3 (Prop_lut3_I1_O)        0.326     4.416 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_12/O
                         net (fo=4, routed)           1.280     5.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_12_n_0
    SLICE_X97Y77         LUT6 (Prop_lut6_I2_O)        0.327     6.023 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_5/O
                         net (fo=3, routed)           0.796     6.819    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_5_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I2_O)        0.124     6.943 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[1]_i_1/O
                         net (fo=1, routed)           0.000     6.943    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count61_out[1]
    SLICE_X101Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.596     4.825    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]/C
                         clock pessimism              0.114     4.939    
                         clock uncertainty           -0.090     4.848    
    SLICE_X101Y73        FDRE (Setup_fdre_C_D)        0.032     4.880    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]
  -------------------------------------------------------------------
                         required time                          4.880    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.202ns (23.189%)  route 3.981ns (76.811%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.768     1.771    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDRE (Prop_fdre_C_Q)         0.419     2.190 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/Q
                         net (fo=5, routed)           1.721     3.911    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in22_in
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.328     4.239 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[4]_i_11/O
                         net (fo=4, routed)           1.220     5.460    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[4]_i_11_n_0
    SLICE_X97Y78         LUT6 (Prop_lut6_I2_O)        0.331     5.791 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[4]_i_4/O
                         net (fo=3, routed)           1.040     6.830    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[4]_i_4_n_0
    SLICE_X96Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.954 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[4]_i_2/O
                         net (fo=1, routed)           0.000     6.954    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count29_out[4]
    SLICE_X96Y70         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X96Y70         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/C
                         clock pessimism              0.114     4.943    
                         clock uncertainty           -0.090     4.852    
    SLICE_X96Y70         FDRE (Setup_fdre_C_D)        0.077     4.929    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]
  -------------------------------------------------------------------
                         required time                          4.929    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.249ns (24.695%)  route 3.809ns (75.305%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 4.827 - 3.226 ) 
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.775     1.778    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.478     2.256 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/Q
                         net (fo=4, routed)           1.619     3.875    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in67_in
    SLICE_X99Y73         LUT3 (Prop_lut3_I0_O)        0.295     4.170 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[4]_i_10/O
                         net (fo=5, routed)           0.850     5.019    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[4]_i_10_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.150     5.169 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[0]_i_3/O
                         net (fo=1, routed)           0.759     5.929    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[0]_i_3_n_0
    SLICE_X99Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.255 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[0]_i_1/O
                         net (fo=1, routed)           0.581     6.836    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count77_out[0]
    SLICE_X103Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.598     4.827    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/C
                         clock pessimism              0.151     4.978    
                         clock uncertainty           -0.090     4.887    
    SLICE_X103Y72        FDRE (Setup_fdre_C_D)       -0.047     4.840    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]
  -------------------------------------------------------------------
                         required time                          4.840    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 -1.995    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.368ns (26.865%)  route 3.724ns (73.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.828 - 3.226 ) 
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.774     1.777    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDRE (Prop_fdre_C_Q)         0.518     2.295 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[8]/Q
                         net (fo=5, routed)           1.485     3.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in6_in
    SLICE_X100Y79        LUT3 (Prop_lut3_I1_O)        0.152     3.932 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[4]_i_12/O
                         net (fo=4, routed)           0.859     4.790    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[4]_i_12_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I4_O)        0.370     5.160 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[4]_i_7/O
                         net (fo=2, routed)           1.381     6.541    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[4]_i_7_n_0
    SLICE_X101Y71        LUT6 (Prop_lut6_I4_O)        0.328     6.869 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count[3]
    SLICE_X101Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599     4.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/C
                         clock pessimism              0.153     4.981    
                         clock uncertainty           -0.090     4.890    
    SLICE_X101Y71        FDRE (Setup_fdre_C_D)        0.031     4.921    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.919ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.196ns (23.811%)  route 3.827ns (76.189%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.823 - 3.226 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.771     1.774    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.419     2.193 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/Q
                         net (fo=5, routed)           1.897     4.090    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in52_in
    SLICE_X95Y73         LUT3 (Prop_lut3_I1_O)        0.326     4.416 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_12/O
                         net (fo=4, routed)           1.280     5.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_12_n_0
    SLICE_X97Y77         LUT6 (Prop_lut6_I2_O)        0.327     6.023 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_5/O
                         net (fo=3, routed)           0.650     6.673    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[4]_i_5_n_0
    SLICE_X99Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.797 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__0/T1DEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.797    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count61_out[3]
    SLICE_X99Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.594     4.823    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/C
                         clock pessimism              0.114     4.937    
                         clock uncertainty           -0.090     4.846    
    SLICE_X99Y74         FDRE (Setup_fdre_C_D)        0.031     4.877    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]
  -------------------------------------------------------------------
                         required time                          4.877    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 -1.919    

Slack (VIOLATED) :        -1.862ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.202ns (24.161%)  route 3.773ns (75.839%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.768     1.771    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDRE (Prop_fdre_C_Q)         0.419     2.190 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/Q
                         net (fo=5, routed)           1.721     3.911    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in22_in
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.328     4.239 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[4]_i_11/O
                         net (fo=4, routed)           1.220     5.460    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[4]_i_11_n_0
    SLICE_X97Y78         LUT6 (Prop_lut6_I2_O)        0.331     5.791 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[4]_i_4/O
                         net (fo=3, routed)           0.831     6.622    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[4]_i_4_n_0
    SLICE_X97Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.746 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__2/T3DEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.746    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count29_out[3]
    SLICE_X97Y70         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y70         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/C
                         clock pessimism              0.114     4.943    
                         clock uncertainty           -0.090     4.852    
    SLICE_X97Y70         FDRE (Setup_fdre_C_D)        0.032     4.884    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]
  -------------------------------------------------------------------
                         required time                          4.884    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 -1.862    

Slack (VIOLATED) :        -1.821ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.963ns (19.338%)  route 4.017ns (80.662%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     1.831    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.770     1.773    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y72         FDRE (Prop_fdre_C_Q)         0.419     2.192 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/Q
                         net (fo=5, routed)           1.983     4.175    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in0_in
    SLICE_X95Y77         LUT6 (Prop_lut6_I1_O)        0.296     4.471 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[2]_i_3/O
                         net (fo=3, routed)           1.133     5.604    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[2]_i_3_n_0
    SLICE_X98Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.728 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[4]_i_4/O
                         net (fo=3, routed)           0.901     6.629    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[4]_i_4_n_0
    SLICE_X100Y69        LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count0_inferred__3/T4DEL[4]_i_2/O
                         net (fo=1, routed)           0.000     6.753    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/count[4]
    SLICE_X100Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/C
                         clock pessimism              0.114     4.943    
                         clock uncertainty           -0.090     4.852    
    SLICE_X100Y69        FDRE (Setup_fdre_C_D)        0.079     4.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 -1.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.601     0.603    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[28]/Q
                         net (fo=6, routed)           0.129     0.873    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr[28]
    SLICE_X105Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.870     0.872    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[28]/C
                         clock pessimism             -0.234     0.638    
    SLICE_X105Y70        FDRE (Hold_fdre_C_D)         0.071     0.709    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.718%)  route 0.125ns (43.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.601     0.603    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.164     0.767 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[30]/Q
                         net (fo=6, routed)           0.125     0.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr[30]
    SLICE_X105Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.870     0.872    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[30]/C
                         clock pessimism             -0.234     0.638    
    SLICE_X105Y70        FDRE (Hold_fdre_C_D)         0.076     0.714    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.164ns (67.167%)  route 0.080ns (32.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.598     0.600    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDSE (Prop_fdse_C_Q)         0.164     0.764 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch3_reg/Q
                         net (fo=5, routed)           0.080     0.844    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch3
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch3_reg/C
                         clock pessimism             -0.267     0.600    
    SLICE_X98Y73         FDSE (Hold_fdse_C_D)         0.060     0.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch3_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lt0_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.445%)  route 0.132ns (41.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.602     0.604    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y69        FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lt0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDSE (Prop_fdse_C_Q)         0.141     0.745 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lt0_reg/Q
                         net (fo=6, routed)           0.132     0.877    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lt0
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.045     0.922 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_i_1/O
                         net (fo=1, routed)           0.000     0.922    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_i_1_n_0
    SLICE_X100Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg/C
                         clock pessimism             -0.254     0.617    
    SLICE_X100Y70        FDRE (Hold_fdre_C_D)         0.121     0.738    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.330%)  route 0.127ns (43.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.599     0.601    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X96Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y71         FDRE (Prop_fdre_C_Q)         0.164     0.765 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.127     0.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[2]
    SLICE_X100Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.868     0.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[2]/C
                         clock pessimism             -0.234     0.636    
    SLICE_X100Y71        FDRE (Hold_fdre_C_D)         0.064     0.700    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.599     0.601    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X96Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y71         FDRE (Prop_fdre_C_Q)         0.164     0.765 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.116     0.881    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[1]
    SLICE_X97Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/C
                         clock pessimism             -0.255     0.614    
    SLICE_X97Y71         FDRE (Hold_fdre_C_D)         0.075     0.689    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.898%)  route 0.135ns (45.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.598     0.600    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.164     0.764 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[13]/Q
                         net (fo=6, routed)           0.135     0.898    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr[13]
    SLICE_X102Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.864     0.866    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[13]/C
                         clock pessimism             -0.254     0.612    
    SLICE_X102Y74        FDRE (Hold_fdre_C_D)         0.076     0.688    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.598     0.600    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[20]/Q
                         net (fo=6, routed)           0.168     0.909    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr[20]
    SLICE_X102Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.864     0.866    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[20]/C
                         clock pessimism             -0.234     0.632    
    SLICE_X102Y74        FDRE (Hold_fdre_C_D)         0.064     0.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.965%)  route 0.166ns (54.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.600     0.602    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y72        FDRE (Prop_fdre_C_Q)         0.141     0.743 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[14]/Q
                         net (fo=6, routed)           0.166     0.908    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr[14]
    SLICE_X99Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.868     0.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[14]/C
                         clock pessimism             -0.254     0.616    
    SLICE_X99Y71         FDRE (Hold_fdre_C_D)         0.071     0.687    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.195%)  route 0.169ns (50.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.602    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.599     0.601    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X96Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDRE (Prop_fdre_C_Q)         0.164     0.765 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.169     0.934    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[4]
    SLICE_X100Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.868     0.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[4]/C
                         clock pessimism             -0.234     0.636    
    SLICE_X100Y71        FDRE (Hold_fdre_C_D)         0.076     0.712    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         3.226       1.071      BUFGCTRL_X0Y0   SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     IDDR/C             n/a            1.474         3.226       1.752      ILOGIC_X1Y66    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg/C
Min Period        n/a     IDDR/C             n/a            1.474         3.226       1.752      ILOGIC_X1Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg/C
Min Period        n/a     IDDR/C             n/a            1.474         3.226       1.752      ILOGIC_X1Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg/C
Min Period        n/a     IDDR/C             n/a            1.474         3.226       1.752      ILOGIC_X1Y98    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg/C
Min Period        n/a     IDDR/C             n/a            1.474         3.226       1.752      ILOGIC_X1Y97    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         3.226       1.977      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X101Y79   SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[23]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X99Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[24]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X98Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[25]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       3.226       156.774    PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X98Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.613       1.113      SLICE_X99Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.613       1.113      SLICE_X100Y73   SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch2_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.613       1.113      SLICE_X98Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch3_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.613       1.113      SLICE_X98Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch1_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         1.613       1.113      SLICE_X104Y74   SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch2_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.613       1.113      SLICE_X98Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch3_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         1.613       1.113      SLICE_X105Y74   SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X98Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X98Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X98Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X99Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X99Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X99Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X98Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X98Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X98Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X98Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[9]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         1.613       1.113      SLICE_X99Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         1.613       1.113      SLICE_X101Y78   SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@3.427ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        1.027ns  (logic 0.478ns (46.548%)  route 0.549ns (53.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 4.964 - 3.427 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 1.921 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     1.921    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.478     2.399 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/Q
                         net (fo=1, routed)           0.549     2.948    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg_n_0
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.427     3.427 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.427 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.062    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     1.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     3.339    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.534     4.964    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                         clock pessimism              0.114     5.078    
                         clock uncertainty           -0.090     4.988    
    SLICE_X81Y77         FDRE (Setup_fdre_C_D)       -0.238     4.750    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                          4.750    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@3.427ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.813%)  route 0.589ns (55.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 4.972 - 3.427 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 1.921 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     1.921    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.478     2.399 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/Q
                         net (fo=1, routed)           0.589     2.987    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg_n_0
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.427     3.427 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.427 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.062    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     1.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     3.339    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542     4.972    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                         clock pessimism              0.174     5.146    
                         clock uncertainty           -0.090     5.056    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)       -0.219     4.837    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.994ns  (logic 0.422ns (42.468%)  route 0.572ns (57.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.580 - 5.040 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 3.529 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.711     3.529    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.422     3.951 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/Q
                         net (fo=1, routed)           0.572     4.522    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg_n_0
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.537     6.580    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.174     6.754    
                         clock uncertainty           -0.090     6.664    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.233     6.431    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                          6.431    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.926ns  (logic 0.422ns (45.565%)  route 0.504ns (54.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 6.576 - 5.040 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 3.534 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     3.534    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.422     3.956 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/Q
                         net (fo=1, routed)           0.504     4.460    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg_n_0
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.533     6.576    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.151     6.727    
                         clock uncertainty           -0.090     6.637    
    SLICE_X81Y76         FDRE (Setup_fdre_C_D)       -0.267     6.370    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                          6.370    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.804ns  (logic 0.422ns (52.461%)  route 0.382ns (47.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 6.576 - 5.040 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 3.524 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.706     3.524    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.422     3.946 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/Q
                         net (fo=1, routed)           0.382     4.328    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.533     6.576    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.173     6.749    
                         clock uncertainty           -0.090     6.659    
    SLICE_X81Y76         FDRE (Setup_fdre_C_D)       -0.253     6.406    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@3.427ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.296%)  route 0.382ns (47.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 4.964 - 3.427 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 1.912 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.707     1.912    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.419     2.331 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/Q
                         net (fo=1, routed)           0.382     2.713    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.427     3.427 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.427 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.062    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     1.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     3.339    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.534     4.964    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                         clock pessimism              0.173     5.137    
                         clock uncertainty           -0.090     5.047    
    SLICE_X81Y77         FDRE (Setup_fdre_C_D)       -0.242     4.805    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@3.427ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 4.972 - 3.427 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 1.921 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     1.921    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.478     2.399 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/Q
                         net (fo=1, routed)           0.174     2.573    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg_n_0
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.427     3.427 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.427 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.062    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     1.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     3.339    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542     4.972    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                         clock pessimism              0.174     5.146    
                         clock uncertainty           -0.090     5.056    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)       -0.219     4.837    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@3.427ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.643ns  (logic 0.478ns (74.309%)  route 0.165ns (25.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 4.972 - 3.427 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 1.921 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     1.921    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.478     2.399 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/Q
                         net (fo=1, routed)           0.165     2.564    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg_n_0
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.427     3.427 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.427 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.062    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     1.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     3.339    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542     4.972    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                         clock pessimism              0.174     5.146    
                         clock uncertainty           -0.090     5.056    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)       -0.214     4.842    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                          4.842    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.579ns  (logic 0.422ns (72.858%)  route 0.157ns (27.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.580 - 5.040 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 3.529 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.711     3.529    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.422     3.951 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/Q
                         net (fo=1, routed)           0.157     4.108    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg_n_0
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.537     6.580    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.174     6.754    
                         clock uncertainty           -0.090     6.664    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.264     6.400    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.579ns  (logic 0.422ns (72.858%)  route 0.157ns (27.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 6.584 - 5.040 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 3.534 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     3.534    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.422     3.956 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/Q
                         net (fo=1, routed)           0.157     4.113    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg_n_0
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.541     6.584    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.175     6.759    
                         clock uncertainty           -0.090     6.669    
    SLICE_X81Y83         FDRE (Setup_fdre_C_D)       -0.264     6.405    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                          6.405    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                  2.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.051 - 0.202 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.783 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     0.783    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.148     0.931 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/Q
                         net (fo=1, routed)           0.055     0.987    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg_n_0
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.071    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.417 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.175    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847     1.051    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                         clock pessimism             -0.267     0.783    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.023     0.806    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.051 - 0.202 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.783 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     0.783    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.148     0.931 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/Q
                         net (fo=1, routed)           0.057     0.989    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg_n_0
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.071    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.417 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.175    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847     1.051    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                         clock pessimism             -0.267     0.783    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.023     0.806    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.188ns  (logic 0.133ns (70.667%)  route 0.055ns (29.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 2.664 - 1.815 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 2.396 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     2.396    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.133     2.529 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/Q
                         net (fo=1, routed)           0.055     2.584    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg_n_0
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     1.196 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847     2.664    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.264     2.399    
    SLICE_X81Y83         FDRE (Hold_fdre_C_D)         0.001     2.400    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.188ns  (logic 0.133ns (70.667%)  route 0.055ns (29.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 2.660 - 1.815 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 2.392 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.576     2.392    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.133     2.525 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/Q
                         net (fo=1, routed)           0.055     2.580    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg_n_0
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     1.196 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.843     2.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.264     2.395    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.001     2.396    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.045 - 0.202 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 0.778 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.575     0.778    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.128     0.906 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/Q
                         net (fo=1, routed)           0.119     1.026    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.071    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.417 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.175    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.841     1.045    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                         clock pessimism             -0.266     0.778    
    SLICE_X81Y77         FDRE (Hold_fdre_C_D)         0.017     0.795    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.252ns  (logic 0.133ns (52.692%)  route 0.119ns (47.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.656 - 1.815 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 2.389 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.573     2.389    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.133     2.522 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/Q
                         net (fo=1, routed)           0.119     2.642    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     1.196 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.839     2.656    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.263     2.392    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.019     2.411    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.313ns  (logic 0.133ns (42.536%)  route 0.180ns (57.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 2.660 - 1.815 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 2.392 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.576     2.392    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.133     2.525 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/Q
                         net (fo=1, routed)           0.180     2.705    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg_n_0
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     1.196 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.843     2.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.264     2.395    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.023     2.418    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.702%)  route 0.207ns (58.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.045 - 0.202 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.783 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     0.783    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.148     0.931 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/Q
                         net (fo=1, routed)           0.207     1.138    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg_n_0
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.071    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.417 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.175    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.841     1.045    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                         clock pessimism             -0.234     0.810    
    SLICE_X81Y77         FDRE (Hold_fdre_C_D)         0.016     0.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.329ns  (logic 0.133ns (40.408%)  route 0.196ns (59.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.656 - 1.815 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 2.396 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     2.396    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.133     2.529 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/Q
                         net (fo=1, routed)           0.196     2.725    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg_n_0
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     1.196 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.839     2.656    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.250     2.405    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)        -0.001     2.404    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.088%)  route 0.204ns (57.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.051 - 0.202 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.783 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     0.783    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.148     0.931 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/Q
                         net (fo=1, routed)           0.204     1.135    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg_n_0
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.071    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.417 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.175    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847     1.051    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                         clock pessimism             -0.267     0.783    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.022     0.805    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.202 1.815 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         3.226       1.071      BUFGCTRL_X0Y2   SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         3.226       1.977      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X81Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X81Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X81Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X81Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X81Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X81Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       3.226       156.774    PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X81Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@5.242ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.224ns  (logic 0.484ns (39.550%)  route 0.740ns (60.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.782 - 5.242 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 3.736 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.717     3.736    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.484     4.220 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/Q
                         net (fo=1, routed)           0.740     4.960    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg_n_0
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.242 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.876    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     3.434 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     5.154    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.245 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.537     6.782    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.150     6.932    
                         clock uncertainty           -0.090     6.842    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)       -0.214     6.628    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@5.242ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.369ns  (logic 0.524ns (38.289%)  route 0.845ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.782 - 5.242 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 3.736 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.717     3.736    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.524     4.260 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/Q
                         net (fo=1, routed)           0.845     5.105    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg_n_0
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.242 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.876    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     3.434 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     5.154    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.245 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.537     6.782    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.150     6.932    
                         clock uncertainty           -0.090     6.842    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)       -0.011     6.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@5.242ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.151ns  (logic 0.484ns (42.040%)  route 0.667ns (57.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.782 - 5.242 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 3.736 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.717     3.736    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.484     4.220 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/Q
                         net (fo=1, routed)           0.667     4.887    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg_n_0
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.242 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.876    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     3.434 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     5.154    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.245 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.537     6.782    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.150     6.932    
                         clock uncertainty           -0.090     6.842    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)       -0.214     6.628    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@5.242ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.166ns  (logic 0.484ns (41.504%)  route 0.682ns (58.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.782 - 5.242 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 3.736 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.717     3.736    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.484     4.220 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/Q
                         net (fo=1, routed)           0.682     4.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg_n_0
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.242 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.876    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     3.434 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     5.154    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.245 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.537     6.782    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.150     6.932    
                         clock uncertainty           -0.090     6.842    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)       -0.194     6.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@5.242ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.008ns  (logic 0.484ns (48.029%)  route 0.524ns (51.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.782 - 5.242 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.729 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.710     3.729    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.484     4.213 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/Q
                         net (fo=1, routed)           0.524     4.737    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.242 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.876    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     3.434 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     5.154    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.245 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.537     6.782    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.173     6.955    
                         clock uncertainty           -0.090     6.865    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)       -0.212     6.653    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@3.629ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.637%)  route 0.613ns (57.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 5.167 - 3.629 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.122 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.716     2.122    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456     2.578 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/Q
                         net (fo=1, routed)           0.613     3.192    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg_n_0
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.629 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.263    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     1.821 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     3.541    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.535     5.167    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                         clock pessimism              0.150     5.317    
                         clock uncertainty           -0.090     5.227    
    SLICE_X82Y77         FDRE (Setup_fdre_C_D)       -0.028     5.199    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@3.629ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 5.174 - 3.629 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.122 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.716     2.122    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.419     2.541 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/Q
                         net (fo=1, routed)           0.382     2.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg_n_0
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.629 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.263    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     1.821 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     3.541    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.542     5.174    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                         clock pessimism              0.174     5.348    
                         clock uncertainty           -0.090     5.258    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)       -0.237     5.021    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@3.629ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.814ns  (logic 0.478ns (58.722%)  route 0.336ns (41.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 5.167 - 3.629 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 2.113 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.707     2.113    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.478     2.591 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/Q
                         net (fo=1, routed)           0.336     2.927    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.629 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.263    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     1.821 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     3.541    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.535     5.167    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                         clock pessimism              0.172     5.339    
                         clock uncertainty           -0.090     5.249    
    SLICE_X82Y77         FDRE (Setup_fdre_C_D)       -0.208     5.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                          5.041    
                         arrival time                          -2.927    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@3.629ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.392%)  route 0.299ns (41.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 5.174 - 3.629 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.122 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.716     2.122    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.419     2.541 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/Q
                         net (fo=1, routed)           0.299     2.840    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg_n_0
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.629 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.263    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     1.821 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     3.541    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.542     5.174    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                         clock pessimism              0.174     5.348    
                         clock uncertainty           -0.090     5.258    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)       -0.268     4.990    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@3.629ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 5.174 - 3.629 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.122 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.716     2.122    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.419     2.541 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/Q
                         net (fo=1, routed)           0.157     2.698    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg_n_0
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.629 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.263    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     1.821 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     3.541    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.542     5.174    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                         clock pessimism              0.174     5.348    
                         clock uncertainty           -0.090     5.258    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)       -0.267     4.991    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  2.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.252 - 0.403 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.985 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.580     0.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.128     1.113 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/Q
                         net (fo=1, routed)           0.055     1.168    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg_n_0
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.272    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    -0.216 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     0.376    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.847     1.252    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                         clock pessimism             -0.267     0.985    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)        -0.006     0.979    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.252 - 0.403 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.985 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.580     0.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.128     1.113 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/Q
                         net (fo=1, routed)           0.119     1.232    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg_n_0
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.272    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    -0.216 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     0.376    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.847     1.252    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                         clock pessimism             -0.267     0.985    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.017     1.002    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.109%)  route 0.109ns (45.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.252 - 0.403 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.985 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.580     0.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.128     1.113 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/Q
                         net (fo=1, routed)           0.109     1.221    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg_n_0
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.272    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    -0.216 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     0.376    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.847     1.252    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                         clock pessimism             -0.267     0.985    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)        -0.007     0.978    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.246 - 0.403 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 0.980 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.575     0.980    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.148     1.128 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/Q
                         net (fo=1, routed)           0.116     1.244    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.272    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    -0.216 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     0.376    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.841     1.246    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                         clock pessimism             -0.266     0.980    
    SLICE_X82Y77         FDRE (Hold_fdre_C_D)         0.005     0.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.651%)  route 0.233ns (62.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.246 - 0.403 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.985 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.580     0.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.126 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/Q
                         net (fo=1, routed)           0.233     1.359    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg_n_0
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.272    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    -0.216 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     0.376    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.841     1.246    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                         clock pessimism             -0.253     0.993    
    SLICE_X82Y77         FDRE (Hold_fdre_C_D)         0.063     1.056    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.325ns  (logic 0.151ns (46.502%)  route 0.174ns (53.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 2.860 - 2.016 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 2.593 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.575     2.593    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.151     2.744 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/Q
                         net (fo=1, routed)           0.174     2.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.885    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488     1.397 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     1.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.842     2.860    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.267     2.593    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.003     2.596    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.388ns  (logic 0.151ns (38.890%)  route 0.237ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 2.860 - 2.016 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.599 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     2.599    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.151     2.750 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/Q
                         net (fo=1, routed)           0.237     2.987    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg_n_0
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.885    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488     1.397 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     1.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.842     2.860    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.607    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.027     2.634    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.412ns  (logic 0.151ns (36.637%)  route 0.261ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 2.860 - 2.016 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.599 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     2.599    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.151     2.750 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/Q
                         net (fo=1, routed)           0.261     3.011    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg_n_0
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.885    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488     1.397 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     1.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.842     2.860    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.607    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.014     2.621    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.441ns  (logic 0.151ns (34.258%)  route 0.290ns (65.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 2.860 - 2.016 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.599 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     2.599    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.151     2.750 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/Q
                         net (fo=1, routed)           0.290     3.040    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg_n_0
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.885    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488     1.397 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     1.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.842     2.860    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.607    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.026     2.633    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.480ns  (logic 0.167ns (34.826%)  route 0.313ns (65.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 2.860 - 2.016 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.599 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     2.599    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.167     2.766 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/Q
                         net (fo=1, routed)           0.313     3.078    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg_n_0
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     2.885    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488     1.397 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     1.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.842     2.860    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.607    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.064     2.671    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.408    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.403 2.016 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         3.226       1.071      BUFGCTRL_X0Y3   SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         3.226       1.977      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       3.226       156.774    PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@5.444ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        1.280ns  (logic 0.459ns (35.863%)  route 0.821ns (64.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.983 - 5.444 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 3.938 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.717     3.938    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.459     4.397 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/Q
                         net (fo=1, routed)           0.821     5.218    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg_n_0
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.444 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     3.635 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     5.356    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.447 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.537     6.983    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.150     7.134    
                         clock uncertainty           -0.090     7.043    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)       -0.078     6.965    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@5.444ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        1.085ns  (logic 0.422ns (38.886%)  route 0.663ns (61.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.983 - 5.444 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 3.938 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.717     3.938    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.422     4.360 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/Q
                         net (fo=1, routed)           0.663     5.023    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg_n_0
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.444 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     3.635 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     5.356    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.447 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.537     6.983    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.150     7.134    
                         clock uncertainty           -0.090     7.043    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)       -0.267     6.776    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                          6.776    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@3.831ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        1.109ns  (logic 0.419ns (37.796%)  route 0.690ns (62.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 5.368 - 3.831 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 2.327 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.719     2.327    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.419     2.746 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/Q
                         net (fo=1, routed)           0.690     3.435    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg_n_0
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.831 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.465    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     2.023 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     3.743    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.834 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.535     5.368    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                         clock pessimism              0.150     5.519    
                         clock uncertainty           -0.090     5.428    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)       -0.236     5.192    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@5.444ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        1.121ns  (logic 0.422ns (37.639%)  route 0.699ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.983 - 5.444 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 3.938 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.717     3.938    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.422     4.360 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/Q
                         net (fo=1, routed)           0.699     5.059    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg_n_0
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.444 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     3.635 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     5.356    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.447 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.537     6.983    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.150     7.134    
                         clock uncertainty           -0.090     7.043    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)       -0.227     6.816    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                          6.816    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@3.831ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        1.075ns  (logic 0.419ns (38.994%)  route 0.656ns (61.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 5.368 - 3.831 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 2.327 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.719     2.327    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.419     2.746 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/Q
                         net (fo=1, routed)           0.656     3.401    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg_n_0
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.831 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.465    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     2.023 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     3.743    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.834 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.535     5.368    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                         clock pessimism              0.150     5.519    
                         clock uncertainty           -0.090     5.428    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)       -0.268     5.160    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                          5.160    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@5.444ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        1.122ns  (logic 0.422ns (37.608%)  route 0.700ns (62.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.983 - 5.444 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 3.938 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.717     3.938    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.422     4.360 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/Q
                         net (fo=1, routed)           0.700     5.060    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg_n_0
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.444 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     3.635 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     5.356    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.447 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.537     6.983    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.150     7.134    
                         clock uncertainty           -0.090     7.043    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)       -0.215     6.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@5.444ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.953ns  (logic 0.422ns (44.286%)  route 0.531ns (55.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.983 - 5.444 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.931 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.710     3.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.422     4.353 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/Q
                         net (fo=1, routed)           0.531     4.884    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.444 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     3.635 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     5.356    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.447 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.537     6.983    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.173     7.157    
                         clock uncertainty           -0.090     7.066    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)       -0.265     6.801    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@3.831ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.185%)  route 0.600ns (56.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 5.377 - 3.831 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 2.327 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.719     2.327    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     2.783 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/Q
                         net (fo=1, routed)           0.600     3.383    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg_n_0
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.831 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.465    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     2.023 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     3.743    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.834 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.544     5.377    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                         clock pessimism              0.175     5.553    
                         clock uncertainty           -0.090     5.462    
    SLICE_X83Y85         FDRE (Setup_fdre_C_D)       -0.095     5.367    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                          5.367    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@3.831ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.802ns  (logic 0.419ns (52.275%)  route 0.383ns (47.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 5.368 - 3.831 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 2.315 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.707     2.315    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.419     2.734 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/Q
                         net (fo=1, routed)           0.383     3.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.831 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.465    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     2.023 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     3.743    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.834 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.535     5.368    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                         clock pessimism              0.172     5.541    
                         clock uncertainty           -0.090     5.450    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)       -0.230     5.220    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@3.831ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.719ns  (logic 0.419ns (58.282%)  route 0.300ns (41.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 5.377 - 3.831 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 2.327 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.719     2.327    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.419     2.746 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/Q
                         net (fo=1, routed)           0.300     3.046    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg_n_0
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.831 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.465    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442     2.023 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720     3.743    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.834 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.544     5.377    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                         clock pessimism              0.175     5.553    
                         clock uncertainty           -0.090     5.462    
    SLICE_X83Y85         FDRE (Setup_fdre_C_D)       -0.264     5.198    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.448 - 0.605 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 1.182 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     1.182    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.128     1.310 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/Q
                         net (fo=1, routed)           0.120     1.429    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.474    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    -0.014 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     0.578    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.841     1.448    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                         clock pessimism             -0.266     1.182    
    SLICE_X83Y77         FDRE (Hold_fdre_C_D)         0.019     1.201    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.350%)  route 0.112ns (46.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 1.456 - 0.605 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 1.188 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     1.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.128     1.316 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/Q
                         net (fo=1, routed)           0.112     1.427    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg_n_0
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.474    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    -0.014 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     0.578    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.849     1.456    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                         clock pessimism             -0.268     1.188    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)        -0.006     1.182    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.306ns  (logic 0.133ns (43.479%)  route 0.173ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 3.062 - 2.218 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 2.794 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     2.794    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.133     2.927 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/Q
                         net (fo=1, routed)           0.173     3.100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.087    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488     1.599 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     2.191    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.842     3.062    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.267     2.794    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.000     2.794    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.324%)  route 0.227ns (61.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 1.456 - 0.605 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 1.188 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     1.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.329 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/Q
                         net (fo=1, routed)           0.227     1.555    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg_n_0
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.474    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    -0.014 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     0.578    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.849     1.456    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                         clock pessimism             -0.268     1.188    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.046     1.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.375ns  (logic 0.133ns (35.451%)  route 0.242ns (64.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 3.062 - 2.218 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.800 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     2.800    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.133     2.933 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/Q
                         net (fo=1, routed)           0.242     3.176    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg_n_0
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.087    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488     1.599 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     2.191    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.842     3.062    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.808    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.026     2.834    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.903%)  route 0.229ns (64.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.448 - 0.605 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 1.188 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     1.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.128     1.316 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/Q
                         net (fo=1, routed)           0.229     1.544    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg_n_0
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.474    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    -0.014 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     0.578    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.841     1.448    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                         clock pessimism             -0.253     1.195    
    SLICE_X83Y77         FDRE (Hold_fdre_C_D)        -0.007     1.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.282%)  route 0.257ns (66.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.448 - 0.605 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 1.188 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     1.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.128     1.316 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/Q
                         net (fo=1, routed)           0.257     1.572    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg_n_0
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.474    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    -0.014 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     0.578    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.841     1.448    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                         clock pessimism             -0.253     1.195    
    SLICE_X83Y77         FDRE (Hold_fdre_C_D)         0.017     1.212    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.400ns  (logic 0.133ns (33.241%)  route 0.267ns (66.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 3.062 - 2.218 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.800 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     2.800    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.133     2.933 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/Q
                         net (fo=1, routed)           0.267     3.201    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg_n_0
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.087    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488     1.599 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     2.191    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.842     3.062    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.808    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.030     2.838    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.370ns  (logic 0.133ns (35.925%)  route 0.237ns (64.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 3.062 - 2.218 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.800 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     2.800    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.133     2.933 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/Q
                         net (fo=1, routed)           0.237     3.171    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg_n_0
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.087    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488     1.599 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     2.191    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.842     3.062    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.808    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)        -0.001     2.807    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.452ns  (logic 0.146ns (32.311%)  route 0.306ns (67.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 3.062 - 2.218 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.800 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     2.800    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.146     2.946 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/Q
                         net (fo=1, routed)           0.306     3.252    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg_n_0
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.087    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488     1.599 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592     2.191    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.842     3.062    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.808    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.073     2.881    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.605 2.218 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         3.226       1.071      BUFGCTRL_X0Y4   SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         3.226       1.977      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       3.226       156.774    PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@5.645ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        1.337ns  (logic 0.484ns (36.210%)  route 0.853ns (63.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 7.180 - 5.645 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 4.141 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.719     4.141    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.484     4.625 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/Q
                         net (fo=1, routed)           0.853     5.478    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg_n_0
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.645     5.645 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.645 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.280    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     3.837 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     5.557    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.648 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.532     7.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.150     7.330    
                         clock uncertainty           -0.090     7.240    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)       -0.211     7.029    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@5.645ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        1.310ns  (logic 0.484ns (36.952%)  route 0.826ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 7.180 - 5.645 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 4.141 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.719     4.141    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.484     4.625 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/Q
                         net (fo=1, routed)           0.826     5.451    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg_n_0
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.645     5.645 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.645 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.280    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     3.837 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     5.557    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.648 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.532     7.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.150     7.330    
                         clock uncertainty           -0.090     7.240    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)       -0.197     7.043    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@5.645ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        1.200ns  (logic 0.484ns (40.320%)  route 0.716ns (59.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 7.180 - 5.645 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 4.141 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.719     4.141    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.484     4.625 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/Q
                         net (fo=1, routed)           0.716     5.342    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg_n_0
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.645     5.645 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.645 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.280    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     3.837 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     5.557    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.648 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.532     7.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.150     7.330    
                         clock uncertainty           -0.090     7.240    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)       -0.214     7.026    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@5.645ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        1.357ns  (logic 0.524ns (38.625%)  route 0.833ns (61.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 7.180 - 5.645 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 4.141 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.719     4.141    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.524     4.665 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/Q
                         net (fo=1, routed)           0.833     5.498    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg_n_0
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.645     5.645 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.645 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.280    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     3.837 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     5.557    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.648 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.532     7.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.150     7.330    
                         clock uncertainty           -0.090     7.240    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)       -0.038     7.202    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@4.032ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        1.094ns  (logic 0.419ns (38.290%)  route 0.675ns (61.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.569 - 4.032 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 2.524 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.715     2.524    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.419     2.943 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/Q
                         net (fo=1, routed)           0.675     3.619    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg_n_0
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      4.032     4.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.032 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.667    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     2.224 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     3.944    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.035 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.534     5.569    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
                         clock pessimism              0.150     5.719    
                         clock uncertainty           -0.090     5.629    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)       -0.222     5.407    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                          5.407    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@4.032ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        1.102ns  (logic 0.419ns (38.010%)  route 0.683ns (61.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.569 - 4.032 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 2.524 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.715     2.524    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.419     2.943 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/Q
                         net (fo=1, routed)           0.683     3.627    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg_n_0
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      4.032     4.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.032 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.667    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     2.224 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     3.944    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.035 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.534     5.569    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
                         clock pessimism              0.150     5.719    
                         clock uncertainty           -0.090     5.629    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)       -0.201     5.428    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@4.032ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.439%)  route 0.617ns (59.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.569 - 4.032 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 2.524 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.715     2.524    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.419     2.943 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/Q
                         net (fo=1, routed)           0.617     3.561    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg_n_0
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      4.032     4.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.032 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.667    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     2.224 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     3.944    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.035 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.534     5.569    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
                         clock pessimism              0.150     5.719    
                         clock uncertainty           -0.090     5.629    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)       -0.203     5.426    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                          5.426    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@4.032ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (46.005%)  route 0.492ns (53.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 5.572 - 4.032 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 2.521 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.712     2.521    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X83Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.419     2.940 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/Q
                         net (fo=1, routed)           0.492     3.432    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg_n_0
    SLICE_X80Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      4.032     4.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.032 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.667    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     2.224 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     3.944    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.035 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.537     5.572    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X80Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
                         clock pessimism              0.114     5.686    
                         clock uncertainty           -0.090     5.596    
    SLICE_X80Y79         FDRE (Setup_fdre_C_D)       -0.236     5.360    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                          -3.432    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@5.645ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.983ns  (logic 0.484ns (49.240%)  route 0.499ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 7.180 - 5.645 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 4.126 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.704     4.126    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.484     4.610 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/Q
                         net (fo=1, routed)           0.499     5.109    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.645     5.645 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.645 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     7.280    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     3.837 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     5.557    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.648 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.532     7.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.172     7.352    
                         clock uncertainty           -0.090     7.262    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)       -0.214     7.048    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@4.032ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.569 - 4.032 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 2.515 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.706     2.515    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.478     2.993 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/Q
                         net (fo=1, routed)           0.382     3.376    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      4.032     4.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.032 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     5.667    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442     2.224 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720     3.944    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.035 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.534     5.569    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
                         clock pessimism              0.172     5.741    
                         clock uncertainty           -0.090     5.651    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)       -0.216     5.435    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                          5.435    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  2.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.997%)  route 0.177ns (58.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1.651 - 0.806 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 1.385 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.577     1.385    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X83Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.128     1.513 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/Q
                         net (fo=1, routed)           0.177     1.690    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg_n_0
    SLICE_X80Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     0.187 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     0.779    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.843     1.651    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X80Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
                         clock pessimism             -0.234     1.417    
    SLICE_X80Y79         FDRE (Hold_fdre_C_D)         0.017     1.434    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 1.647 - 0.806 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 1.381 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.573     1.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.148     1.529 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/Q
                         net (fo=1, routed)           0.119     1.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     0.187 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     0.779    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.839     1.647    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
                         clock pessimism             -0.266     1.381    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)        -0.001     1.380    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.325ns  (logic 0.151ns (46.471%)  route 0.174ns (53.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 3.259 - 2.419 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 2.993 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.572     2.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.151     3.144 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/Q
                         net (fo=1, routed)           0.174     3.318    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.288    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     1.800 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     2.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.838     3.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.266     2.993    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.026     3.019    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.057%)  route 0.237ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 1.647 - 0.806 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.387 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.579     1.387    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.128     1.515 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/Q
                         net (fo=1, routed)           0.237     1.752    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg_n_0
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     0.187 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     0.779    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.839     1.647    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
                         clock pessimism             -0.253     1.394    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.009     1.403    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.656%)  route 0.241ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 1.647 - 0.806 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.387 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.579     1.387    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.128     1.515 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/Q
                         net (fo=1, routed)           0.241     1.756    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg_n_0
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     0.187 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     0.779    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.839     1.647    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
                         clock pessimism             -0.253     1.394    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.010     1.404    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.382%)  route 0.267ns (67.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 1.647 - 0.806 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.387 - 0.806 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.579     1.387    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.128     1.515 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/Q
                         net (fo=1, routed)           0.267     1.782    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg_n_0
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     1.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     0.187 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     0.779    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.839     1.647    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
                         clock pessimism             -0.253     1.394    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.022     1.416    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.484ns  (logic 0.167ns (34.529%)  route 0.317ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 3.259 - 2.419 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 3.002 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.581     3.002    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.167     3.169 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/Q
                         net (fo=1, routed)           0.317     3.486    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg_n_0
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.288    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     1.800 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     2.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.838     3.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.253     3.006    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.080     3.086    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.436ns  (logic 0.151ns (34.601%)  route 0.285ns (65.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 3.259 - 2.419 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 3.002 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.581     3.002    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.151     3.153 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/Q
                         net (fo=1, routed)           0.285     3.438    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg_n_0
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.288    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     1.800 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     2.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.838     3.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.253     3.006    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.027     3.033    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.438    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.478ns  (logic 0.151ns (31.613%)  route 0.327ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 3.259 - 2.419 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 3.002 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.581     3.002    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.151     3.153 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/Q
                         net (fo=1, routed)           0.327     3.480    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg_n_0
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.288    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     1.800 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     2.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.838     3.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.253     3.006    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.027     3.033    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.467ns  (logic 0.151ns (32.348%)  route 0.316ns (67.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 3.259 - 2.419 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 3.002 - 2.419 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.581     3.002    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.151     3.153 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/Q
                         net (fo=1, routed)           0.316     3.469    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg_n_0
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     3.288    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488     1.800 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592     2.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.838     3.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.253     3.006    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.004     3.010    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.806 2.419 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         3.226       1.071      BUFGCTRL_X0Y1   SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         3.226       1.977      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X82Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.226       2.226      SLICE_X83Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       3.226       156.774    PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X80Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X80Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X83Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.613       1.113      SLICE_X82Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clkfbout_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8   SCS_TT_TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
  To Clock:  SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         3.226       1.977      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       3.226       96.774     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.613       0.613      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.613       0.613      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.613       0.613      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.613       0.613      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.041ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        1.274ns  (logic 0.422ns (33.129%)  route 0.852ns (66.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.572 - 5.041 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.532 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.717     3.532    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.422     3.954 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/Q
                         net (fo=1, routed)           0.852     4.805    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg_n_0
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.041     5.041 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.041 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.650    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.225 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.950    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.041 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.532     6.572    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.114     6.687    
                         clock uncertainty           -0.056     6.630    
    SLICE_X83Y75         FDRE (Setup_fdre_C_D)       -0.230     6.400    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.041ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        1.265ns  (logic 0.422ns (33.367%)  route 0.843ns (66.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.572 - 5.041 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.532 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.717     3.532    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.422     3.954 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/Q
                         net (fo=1, routed)           0.843     4.796    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg_n_0
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.041     5.041 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.041 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.650    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.225 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.950    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.041 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.532     6.572    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.114     6.687    
                         clock uncertainty           -0.056     6.630    
    SLICE_X83Y75         FDRE (Setup_fdre_C_D)       -0.231     6.399    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.041ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        1.129ns  (logic 0.422ns (37.389%)  route 0.707ns (62.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.572 - 5.041 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.532 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.717     3.532    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.422     3.954 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/Q
                         net (fo=1, routed)           0.707     4.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg_n_0
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.041     5.041 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.041 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.650    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.225 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.950    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.041 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.532     6.572    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.114     6.687    
                         clock uncertainty           -0.056     6.630    
    SLICE_X83Y75         FDRE (Setup_fdre_C_D)       -0.253     6.377    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                          6.377    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.428ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        1.025ns  (logic 0.478ns (46.623%)  route 0.547ns (53.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 4.968 - 3.428 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 1.917 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715     1.917    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.478     2.395 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/Q
                         net (fo=1, routed)           0.547     2.942    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg_n_0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.428     3.428 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.428 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.037    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.612 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.337    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.428 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.541     4.968    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                         clock pessimism              0.174     5.143    
                         clock uncertainty           -0.056     5.086    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.224     4.862    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.428ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.130%)  route 0.495ns (50.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 4.968 - 3.428 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 1.917 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715     1.917    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.478     2.395 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/Q
                         net (fo=1, routed)           0.495     2.890    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg_n_0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.428     3.428 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.428 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.037    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.612 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.337    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.428 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.541     4.968    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                         clock pessimism              0.174     5.143    
                         clock uncertainty           -0.056     5.086    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.217     4.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                          4.869    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.428ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        1.047ns  (logic 0.518ns (49.462%)  route 0.529ns (50.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 4.968 - 3.428 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 1.917 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715     1.917    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.518     2.435 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/Q
                         net (fo=1, routed)           0.529     2.964    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg_n_0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.428     3.428 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.428 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.037    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.612 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.337    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.428 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.541     4.968    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                         clock pessimism              0.174     5.143    
                         clock uncertainty           -0.056     5.086    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.016     5.070    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                          5.070    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.428ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.296%)  route 0.382ns (47.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 4.961 - 3.428 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 1.908 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706     1.908    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.419     2.327 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/Q
                         net (fo=1, routed)           0.382     2.709    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.428     3.428 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.428 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.037    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.612 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.337    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.428 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.534     4.961    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                         clock pessimism              0.172     5.134    
                         clock uncertainty           -0.056     5.077    
    SLICE_X83Y76         FDRE (Setup_fdre_C_D)       -0.242     4.835    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.041ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.781ns  (logic 0.422ns (54.055%)  route 0.359ns (45.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 6.582 - 5.041 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.532 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.717     3.532    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.422     3.954 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/Q
                         net (fo=1, routed)           0.359     4.312    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg_n_0
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.041     5.041 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.041 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.650    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.225 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.950    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.041 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.542     6.582    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.175     6.758    
                         clock uncertainty           -0.056     6.701    
    SLICE_X80Y84         FDRE (Setup_fdre_C_D)       -0.261     6.440    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                          6.440    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.428ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 4.968 - 3.428 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 1.917 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715     1.917    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.478     2.395 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/Q
                         net (fo=1, routed)           0.174     2.569    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg_n_0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.428     3.428 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.428 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.037    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.612 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.337    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.428 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.541     4.968    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                         clock pessimism              0.174     5.143    
                         clock uncertainty           -0.056     5.086    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.219     4.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -2.569    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.041ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.579ns  (logic 0.422ns (72.833%)  route 0.157ns (27.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.572 - 5.041 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 3.519 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.704     3.519    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.422     3.941 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/Q
                         net (fo=1, routed)           0.157     4.098    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.041     5.041 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.041 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.650    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.225 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.950    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.041 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.532     6.572    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.172     6.745    
                         clock uncertainty           -0.056     6.688    
    SLICE_X83Y75         FDRE (Setup_fdre_C_D)       -0.267     6.421    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                  2.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.048 - 0.202 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 0.780 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.579     0.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.148     0.928 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/Q
                         net (fo=1, routed)           0.055     0.984    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg_n_0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.064    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.173    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.846     1.048    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                         clock pessimism             -0.267     0.780    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.023     0.803    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.187ns  (logic 0.133ns (70.968%)  route 0.054ns (29.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 2.653 - 1.815 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 2.386 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572     2.386    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.133     2.519 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/Q
                         net (fo=1, routed)           0.054     2.574    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.677    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     1.210 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.786    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.838     2.653    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.263     2.389    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)        -0.001     2.388    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 1.041 - 0.202 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 0.774 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.774    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.128     0.902 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/Q
                         net (fo=1, routed)           0.119     1.022    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.064    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.173    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.839     1.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                         clock pessimism             -0.266     0.774    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.017     0.791    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.261ns  (logic 0.133ns (51.020%)  route 0.128ns (48.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 2.663 - 1.815 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.395 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.581     2.395    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.133     2.528 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/Q
                         net (fo=1, routed)           0.128     2.656    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg_n_0
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.677    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     1.210 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.786    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.848     2.663    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.264     2.398    
    SLICE_X80Y84         FDRE (Hold_fdre_C_D)         0.001     2.399    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.625%)  route 0.173ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.048 - 0.202 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 0.780 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.579     0.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164     0.944 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/Q
                         net (fo=1, routed)           0.173     1.118    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg_n_0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.064    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.173    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.846     1.048    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                         clock pessimism             -0.267     0.780    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.060     0.840    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.048 - 0.202 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 0.780 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.579     0.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.148     0.928 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/Q
                         net (fo=1, routed)           0.172     1.100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg_n_0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.064    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.173    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.846     1.048    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                         clock pessimism             -0.267     0.780    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.023     0.803    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.089%)  route 0.180ns (54.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.048 - 0.202 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 0.780 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.579     0.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.148     0.928 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/Q
                         net (fo=1, routed)           0.180     1.109    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg_n_0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.064    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.173    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.846     1.048    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                         clock pessimism             -0.267     0.780    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.021     0.801    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.398ns  (logic 0.133ns (33.445%)  route 0.265ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 2.653 - 1.815 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.395 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.581     2.395    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.133     2.528 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/Q
                         net (fo=1, routed)           0.265     2.793    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg_n_0
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.677    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     1.210 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.786    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.838     2.653    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.231     2.421    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)         0.020     2.441    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.445ns  (logic 0.133ns (29.907%)  route 0.312ns (70.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 2.653 - 1.815 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.395 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.581     2.395    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.133     2.528 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/Q
                         net (fo=1, routed)           0.312     2.840    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg_n_0
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.677    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     1.210 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.786    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.838     2.653    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.231     2.421    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)         0.024     2.445    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.449ns  (logic 0.133ns (29.635%)  route 0.316ns (70.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 2.653 - 1.815 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.395 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.581     2.395    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.133     2.528 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/Q
                         net (fo=1, routed)           0.316     2.844    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg_n_0
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.677    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     1.210 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.786    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.838     2.653    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.231     2.421    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)         0.025     2.446    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.202 1.815 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.226       1.071      BUFGCTRL_X0Y5    SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.226       1.977      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X80Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.226       210.134    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X82Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.242ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        1.111ns  (logic 0.422ns (37.970%)  route 0.689ns (62.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 6.780 - 5.242 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.733 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.717     3.733    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.422     4.155 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/Q
                         net (fo=1, routed)           0.689     4.845    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg_n_0
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.242 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.852    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.426 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.151    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.242 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.538     6.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.114     6.894    
                         clock uncertainty           -0.056     6.838    
    SLICE_X83Y79         FDRE (Setup_fdre_C_D)       -0.251     6.587    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                          6.587    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.242ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        1.108ns  (logic 0.422ns (38.070%)  route 0.686ns (61.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 6.780 - 5.242 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.733 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.717     3.733    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.422     4.155 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/Q
                         net (fo=1, routed)           0.686     4.842    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg_n_0
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.242 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.852    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.426 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.151    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.242 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.538     6.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.114     6.894    
                         clock uncertainty           -0.056     6.838    
    SLICE_X83Y79         FDRE (Setup_fdre_C_D)       -0.239     6.599    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.242ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        1.044ns  (logic 0.422ns (40.421%)  route 0.622ns (59.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 6.780 - 5.242 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.733 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.717     3.733    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.422     4.155 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/Q
                         net (fo=1, routed)           0.622     4.777    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg_n_0
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.242 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.852    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.426 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.151    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.242 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.538     6.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.114     6.894    
                         clock uncertainty           -0.056     6.838    
    SLICE_X83Y79         FDRE (Setup_fdre_C_D)       -0.265     6.573    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.629ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.467%)  route 0.616ns (59.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 5.168 - 3.629 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 2.116 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.713     2.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.419     2.535 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/Q
                         net (fo=1, routed)           0.616     3.152    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg_n_0
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.629 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.239    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     1.813 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     3.538    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.629 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.539     5.168    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                         clock pessimism              0.174     5.342    
                         clock uncertainty           -0.056     5.286    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)       -0.218     5.068    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                          5.068    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.242ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        1.023ns  (logic 0.422ns (41.245%)  route 0.601ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 6.780 - 5.242 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 3.727 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.711     3.727    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.422     4.149 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/Q
                         net (fo=1, routed)           0.601     4.750    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.242 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.852    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.426 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.151    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.242 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.538     6.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.173     6.953    
                         clock uncertainty           -0.056     6.897    
    SLICE_X83Y79         FDRE (Setup_fdre_C_D)       -0.228     6.669    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.629ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 5.168 - 3.629 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 2.116 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.713     2.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.419     2.535 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/Q
                         net (fo=1, routed)           0.382     2.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg_n_0
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.629 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.239    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     1.813 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     3.538    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.629 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.539     5.168    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                         clock pessimism              0.174     5.342    
                         clock uncertainty           -0.056     5.286    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)       -0.237     5.049    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                          5.049    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.629ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.537%)  route 0.483ns (51.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 5.168 - 3.629 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 2.116 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.713     2.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.456     2.572 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/Q
                         net (fo=1, routed)           0.483     3.056    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg_n_0
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.629 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.239    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     1.813 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     3.538    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.629 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.539     5.168    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                         clock pessimism              0.174     5.342    
                         clock uncertainty           -0.056     5.286    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)       -0.095     5.191    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.242ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.802ns  (logic 0.459ns (57.205%)  route 0.343ns (42.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 6.784 - 5.242 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.733 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.717     3.733    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.459     4.192 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/Q
                         net (fo=1, routed)           0.343     4.536    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg_n_0
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.242     5.242 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.242 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     6.852    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     3.426 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.151    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.242 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542     6.784    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.175     6.959    
                         clock uncertainty           -0.056     6.903    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)       -0.089     6.814    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                          6.814    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.629ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.584ns  (logic 0.419ns (71.772%)  route 0.165ns (28.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.160 - 3.629 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 2.107 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.704     2.107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDRE (Prop_fdre_C_Q)         0.419     2.526 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/Q
                         net (fo=1, routed)           0.165     2.691    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.629 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.239    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     1.813 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     3.538    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.629 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.531     5.160    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                         clock pessimism              0.173     5.333    
                         clock uncertainty           -0.056     5.277    
    SLICE_X80Y75         FDRE (Setup_fdre_C_D)       -0.270     5.007    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.629ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.747ns  (logic 0.456ns (61.030%)  route 0.291ns (38.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 5.168 - 3.629 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 2.116 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.713     2.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.456     2.572 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/Q
                         net (fo=1, routed)           0.291     2.863    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg_n_0
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.629     3.629 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.629 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.239    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     1.813 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     3.538    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.629 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.539     5.168    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                         clock pessimism              0.174     5.342    
                         clock uncertainty           -0.056     5.286    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)       -0.093     5.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  2.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 1.241 - 0.403 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 0.975 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.572     0.975    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDRE (Prop_fdre_C_Q)         0.128     1.103 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/Q
                         net (fo=1, routed)           0.062     1.165    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.265    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.374    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.838     1.241    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                         clock pessimism             -0.266     0.975    
    SLICE_X80Y75         FDRE (Hold_fdre_C_D)        -0.008     0.967    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1.248 - 0.403 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 0.981 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.578     0.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141     1.122 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/Q
                         net (fo=1, routed)           0.105     1.227    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg_n_0
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.265    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.374    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.845     1.248    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                         clock pessimism             -0.267     0.981    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.047     1.028    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.506%)  route 0.112ns (43.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 2.864 - 2.016 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.597 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.581     2.597    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.146     2.743 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/Q
                         net (fo=1, routed)           0.112     2.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg_n_0
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.878    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.411 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.987    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848     2.864    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.267     2.597    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.054     2.651    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1.248 - 0.403 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 0.981 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.578     0.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.128     1.109 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/Q
                         net (fo=1, routed)           0.119     1.228    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg_n_0
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.265    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.374    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.845     1.248    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                         clock pessimism             -0.267     0.981    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.017     0.998    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.005%)  route 0.165ns (53.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1.248 - 0.403 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 0.981 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.578     0.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141     1.122 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/Q
                         net (fo=1, routed)           0.165     1.287    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg_n_0
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.265    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.374    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.845     1.248    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                         clock pessimism             -0.267     0.981    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.046     1.027    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.621%)  route 0.203ns (61.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1.248 - 0.403 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 0.981 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.578     0.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.128     1.109 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/Q
                         net (fo=1, routed)           0.203     1.312    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg_n_0
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.265    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.374    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.845     1.248    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                         clock pessimism             -0.267     0.981    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.023     1.004    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.338ns  (logic 0.133ns (39.332%)  route 0.205ns (60.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 2.859 - 2.016 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.592 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.576     2.592    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.133     2.725 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/Q
                         net (fo=1, routed)           0.205     2.930    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.878    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.411 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.987    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.843     2.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.267     2.592    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.026     2.618    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.364ns  (logic 0.133ns (36.536%)  route 0.231ns (63.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 2.859 - 2.016 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.597 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.581     2.597    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.133     2.730 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/Q
                         net (fo=1, routed)           0.231     2.961    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg_n_0
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.878    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.411 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.987    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.843     2.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.234     2.625    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.000     2.625    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.391ns  (logic 0.133ns (33.974%)  route 0.258ns (66.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 2.859 - 2.016 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.597 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.581     2.597    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.133     2.730 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/Q
                         net (fo=1, routed)           0.258     2.988    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg_n_0
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.878    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.411 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.987    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.843     2.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.234     2.625    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.024     2.649    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.395ns  (logic 0.133ns (33.637%)  route 0.262ns (66.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 2.859 - 2.016 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.597 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.581     2.597    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.133     2.730 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/Q
                         net (fo=1, routed)           0.262     2.992    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg_n_0
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     2.878    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.411 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.987    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.843     2.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.234     2.625    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.020     2.645    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.403 2.016 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.226       1.071      BUFGCTRL_X0Y6    SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.226       1.977      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y79     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X80Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y79     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X80Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y79     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y81     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X83Y81     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.226       210.134    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y79     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y79     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y79     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y79     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y79     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X80Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X80Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y81     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y81     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X83Y81     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.831ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.290%)  route 0.836ns (64.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.362 - 3.831 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.324 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.719     2.324    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.456     2.780 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/Q
                         net (fo=1, routed)           0.836     3.616    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg_n_0
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.831 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.440    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     2.015 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     3.740    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.831 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.531     5.362    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                         clock pessimism              0.151     5.513    
                         clock uncertainty           -0.056     5.456    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)       -0.092     5.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                          5.364    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.444ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        1.108ns  (logic 0.422ns (38.072%)  route 0.686ns (61.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 6.977 - 5.444 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 3.937 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.719     3.937    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDRE (Prop_fdre_C_Q)         0.422     4.359 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/Q
                         net (fo=1, routed)           0.686     5.045    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg_n_0
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.444 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     7.053    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     3.628 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.353    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.444 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.533     6.977    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.151     7.128    
                         clock uncertainty           -0.056     7.071    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)       -0.253     6.818    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                          6.818    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.444ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        1.115ns  (logic 0.422ns (37.847%)  route 0.693ns (62.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 6.977 - 5.444 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 3.937 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.719     3.937    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDRE (Prop_fdre_C_Q)         0.422     4.359 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/Q
                         net (fo=1, routed)           0.693     5.052    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg_n_0
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.444 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     7.053    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     3.628 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.353    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.444 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.533     6.977    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.151     7.128    
                         clock uncertainty           -0.056     7.071    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)       -0.230     6.841    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.831ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.621%)  route 0.639ns (60.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.362 - 3.831 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 2.309 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.704     2.309    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     2.728 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/Q
                         net (fo=1, routed)           0.639     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg_n_0
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.831 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.440    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     2.015 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     3.740    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.831 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.531     5.362    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                         clock pessimism              0.173     5.535    
                         clock uncertainty           -0.056     5.478    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)       -0.265     5.213    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.831ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.128%)  route 0.576ns (57.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 5.374 - 3.831 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.324 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.719     2.324    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.419     2.743 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/Q
                         net (fo=1, routed)           0.576     3.318    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg_n_0
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.831 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.440    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     2.015 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     3.740    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.831 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543     5.374    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                         clock pessimism              0.176     5.550    
                         clock uncertainty           -0.056     5.493    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)       -0.266     5.227    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.444ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        1.044ns  (logic 0.459ns (43.966%)  route 0.585ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.984 - 5.444 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 3.937 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.719     3.937    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDRE (Prop_fdre_C_Q)         0.459     4.396 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/Q
                         net (fo=1, routed)           0.585     4.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg_n_0
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.444 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     7.053    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     3.628 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.353    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.444 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.540     6.984    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.151     7.135    
                         clock uncertainty           -0.056     7.078    
    SLICE_X81Y82         FDRE (Setup_fdre_C_D)       -0.089     6.989    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.831ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.845ns  (logic 0.419ns (49.576%)  route 0.426ns (50.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.362 - 3.831 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 2.309 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.704     2.309    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     2.728 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/Q
                         net (fo=1, routed)           0.426     3.154    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.831 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.440    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     2.015 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     3.740    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.831 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.531     5.362    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                         clock pessimism              0.173     5.535    
                         clock uncertainty           -0.056     5.478    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)       -0.242     5.236    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                          5.236    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@3.831ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.296%)  route 0.382ns (47.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 5.374 - 3.831 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.324 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.719     2.324    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.419     2.743 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/Q
                         net (fo=1, routed)           0.382     3.125    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg_n_0
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      3.831     3.831 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.831 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     5.440    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     2.015 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     3.740    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.831 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543     5.374    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                         clock pessimism              0.176     5.550    
                         clock uncertainty           -0.056     5.493    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)       -0.256     5.237    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                          5.237    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.444ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.804ns  (logic 0.422ns (52.474%)  route 0.382ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.984 - 5.444 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 3.933 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.715     3.933    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.422     4.355 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/Q
                         net (fo=1, routed)           0.382     4.737    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg_n_0
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.444 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     7.053    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     3.628 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.353    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.444 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.540     6.984    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.175     7.159    
                         clock uncertainty           -0.056     7.102    
    SLICE_X81Y82         FDRE (Setup_fdre_C_D)       -0.239     6.863    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                          6.863    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@5.444ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.587ns  (logic 0.422ns (71.917%)  route 0.165ns (28.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 6.977 - 5.444 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 3.924 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.706     3.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.422     4.346 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/Q
                         net (fo=1, routed)           0.165     4.511    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      5.444     5.444 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.444 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609     7.053    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     3.628 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.353    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.444 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.533     6.977    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.173     7.150    
                         clock uncertainty           -0.056     7.093    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)       -0.267     6.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  2.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.195ns  (logic 0.133ns (68.279%)  route 0.062ns (31.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 3.057 - 2.218 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 2.791 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.573     2.791    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.133     2.924 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/Q
                         net (fo=1, routed)           0.062     2.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     3.080    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     1.613 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     2.189    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.839     3.057    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.266     2.791    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)        -0.001     2.790    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.252ns  (logic 0.133ns (52.734%)  route 0.119ns (47.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 3.064 - 2.218 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 2.797 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.579     2.797    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.133     2.930 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/Q
                         net (fo=1, routed)           0.119     3.049    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg_n_0
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     3.080    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     1.613 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     2.189    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.846     3.064    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.267     2.797    
    SLICE_X81Y82         FDRE (Hold_fdre_C_D)         0.024     2.821    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.454 - 0.605 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.186 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     1.186    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.128     1.314 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/Q
                         net (fo=1, routed)           0.119     1.433    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg_n_0
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.467    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.849     1.454    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                         clock pessimism             -0.265     1.189    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)         0.013     1.202    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.961%)  route 0.163ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 1.443 - 0.605 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 1.177 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.572     1.177    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.128     1.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/Q
                         net (fo=1, routed)           0.163     1.468    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.467    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.838     1.443    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                         clock pessimism             -0.263     1.180    
    SLICE_X81Y75         FDRE (Hold_fdre_C_D)         0.017     1.197    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.373ns  (logic 0.146ns (39.144%)  route 0.227ns (60.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 3.064 - 2.218 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.799 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     2.799    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDRE (Prop_fdre_C_Q)         0.146     2.945 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/Q
                         net (fo=1, routed)           0.227     3.172    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg_n_0
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     3.080    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     1.613 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     2.189    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.846     3.064    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.811    
    SLICE_X81Y82         FDRE (Hold_fdre_C_D)         0.054     2.865    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.313%)  route 0.198ns (60.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.454 - 0.605 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.186 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     1.186    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.128     1.314 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/Q
                         net (fo=1, routed)           0.198     1.511    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg_n_0
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.467    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.849     1.454    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                         clock pessimism             -0.265     1.189    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)        -0.006     1.183    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.399ns  (logic 0.133ns (33.331%)  route 0.266ns (66.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 3.057 - 2.218 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.799 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     2.799    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDRE (Prop_fdre_C_Q)         0.133     2.932 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/Q
                         net (fo=1, routed)           0.266     3.198    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg_n_0
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     3.080    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     1.613 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     2.189    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.839     3.057    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.804    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.025     2.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.829    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.395ns  (logic 0.133ns (33.634%)  route 0.262ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 3.057 - 2.218 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.799 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     2.799    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDRE (Prop_fdre_C_Q)         0.133     2.932 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/Q
                         net (fo=1, routed)           0.262     3.194    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg_n_0
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     3.080    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     1.613 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     2.189    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.839     3.057    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.253     2.804    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.020     2.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.117%)  route 0.259ns (66.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 1.443 - 0.605 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 1.177 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.572     1.177    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.128     1.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/Q
                         net (fo=1, routed)           0.259     1.563    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg_n_0
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.467    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.838     1.443    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                         clock pessimism             -0.263     1.180    
    SLICE_X81Y75         FDRE (Hold_fdre_C_D)        -0.006     1.174    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.443%)  route 0.322ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 1.443 - 0.605 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.186 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     1.186    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/Q
                         net (fo=1, routed)           0.322     1.649    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg_n_0
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862     1.467    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.838     1.443    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                         clock pessimism             -0.250     1.193    
    SLICE_X81Y75         FDRE (Hold_fdre_C_D)         0.047     1.240    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.605 2.218 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.226       1.071      BUFGCTRL_X0Y7    SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         3.226       1.977      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X80Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X81Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X80Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X81Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X80Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X81Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X80Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.226       2.226      SLICE_X81Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.226       210.134    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y75     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X81Y82     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X80Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X80Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X80Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X80Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X80Y76     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X80Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.613       1.113      SLICE_X80Y85     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clkfbout_SCS_TT_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_TT_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         3.226       1.071      BUFGCTRL_X0Y9    SCS_TT_TEST_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         3.226       1.977      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         3.226       1.977      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.226       96.774     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.226       210.134    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 1.602ns (22.226%)  route 5.606ns (77.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=10, routed)          5.207     9.688    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[8]
    SLICE_X95Y98         LUT4 (Prop_lut4_I3_O)        0.152     9.840 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=2, routed)           0.398    10.238    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/D[27]
    SLICE_X95Y98         FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.609    12.788    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y98         FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X95Y98         FDSE (Setup_fdse_C_D)       -0.269    12.494    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[4]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.602ns (22.380%)  route 5.556ns (77.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=10, routed)          5.207     9.688    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[8]
    SLICE_X95Y98         LUT4 (Prop_lut4_I3_O)        0.152     9.840 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=2, routed)           0.349    10.189    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/D[27]
    SLICE_X95Y99         FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.609    12.788    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y99         FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X95Y99         FDSE (Setup_fdse_C_D)       -0.270    12.493    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[4]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 1.698ns (23.714%)  route 5.462ns (76.286%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=11, routed)          4.047     8.528    SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X96Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.652 r  SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.855     9.508    SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[31]
    SLICE_X100Y74        LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=2, routed)           0.560    10.191    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_0
    SLICE_X98Y69         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.597    12.776    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X98Y69         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_replica/C
                         clock pessimism              0.129    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X98Y69         FDRE (Setup_fdre_C_D)       -0.028    12.723    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.574ns (22.256%)  route 5.498ns (77.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=10, routed)          5.207     9.688    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[8]
    SLICE_X95Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.812 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[23]_i_1/O
                         net (fo=1, routed)           0.291    10.103    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/D[8]
    SLICE_X95Y99         FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.609    12.788    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y99         FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[23]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X95Y99         FDSE (Setup_fdse_C_D)       -0.093    12.670    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[23]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.087ns (17.524%)  route 5.116ns (82.476%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.719     3.013    SCS_TT_TEST_i/UTIL/U0/s_axi_aclk
    SLICE_X85Y90         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  SCS_TT_TEST_i/UTIL/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.970     4.402    SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X82Y93         LUT6 (Prop_lut6_I0_O)        0.296     4.698 r  SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.069     5.767    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X81Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.891 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=3, routed)           0.608     6.498    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[2]_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.733     7.355    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X82Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.479 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.737     9.216    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.562    12.742    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    SCS_TT_TEST_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 1.698ns (24.443%)  route 5.249ns (75.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=11, routed)          4.047     8.528    SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X96Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.652 r  SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.855     9.508    SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[31]
    SLICE_X100Y74        LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=2, routed)           0.346     9.978    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_0
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.591    12.770    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X100Y74        FDRE (Setup_fdre_C_D)       -0.031    12.714    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 1.602ns (23.913%)  route 5.097ns (76.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=10, routed)          4.699     9.180    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X101Y97        LUT4 (Prop_lut4_I3_O)        0.152     9.332 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[8]_i_1/O
                         net (fo=2, routed)           0.398     9.730    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/D[23]
    SLICE_X101Y97        FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.609    12.788    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X101Y97        FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X101Y97        FDSE (Setup_fdse_C_D)       -0.269    12.494    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[8]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.602ns (24.091%)  route 5.048ns (75.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=10, routed)          4.699     9.180    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X101Y97        LUT4 (Prop_lut4_I3_O)        0.152     9.332 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[8]_i_1/O
                         net (fo=2, routed)           0.349     9.681    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/D[23]
    SLICE_X101Y98        FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.609    12.788    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X101Y98        FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[8]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X101Y98        FDSE (Setup_fdse_C_D)       -0.270    12.493    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[8]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 1.574ns (23.191%)  route 5.213ns (76.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=10, routed)          4.699     9.180    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X101Y97        LUT3 (Prop_lut3_I2_O)        0.124     9.304 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[27]_i_1/O
                         net (fo=1, routed)           0.514     9.818    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/D[4]
    SLICE_X101Y98        FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.609    12.788    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X101Y98        FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[27]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X101Y98        FDSE (Setup_fdse_C_D)       -0.058    12.705    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[27]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 1.602ns (24.445%)  route 4.951ns (75.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=10, routed)          4.271     8.752    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[6]
    SLICE_X99Y98         LUT4 (Prop_lut4_I3_O)        0.152     8.904 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[6]_i_1/O
                         net (fo=2, routed)           0.681     9.584    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/D[25]
    SLICE_X99Y99         FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.609    12.788    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y99         FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[6]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X99Y99         FDSE (Setup_fdse_C_D)       -0.260    12.503    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[6]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  2.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.603%)  route 0.148ns (41.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.691     1.027    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X98Y100        FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDRE (Prop_fdre_C_Q)         0.164     1.191 r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[24]/Q
                         net (fo=1, routed)           0.148     1.339    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[7]
    SLICE_X98Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.384 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.384    SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data[24]
    SLICE_X98Y99         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.879     1.245    SCS_TT_TEST_i/DATA_UTIL/U0/s_axi_aclk
    SLICE_X98Y99         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X98Y99         FDRE (Hold_fdre_C_D)         0.120     1.330    SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.386%)  route 0.144ns (43.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.659     0.995    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.144     1.280    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[16]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.325 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.325    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[17]
    SLICE_X29Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.845     1.211    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.525%)  route 0.161ns (49.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.690     1.026    SCS_TT_TEST_i/DATA_UTIL/U0/s_axi_aclk
    SLICE_X96Y100        FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.161     1.351    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[30]
    SLICE_X95Y97         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.878     1.244    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X95Y97         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X95Y97         FDRE (Hold_fdre_C_D)         0.071     1.280    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.761%)  route 0.167ns (47.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.659     0.995    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.167     1.303    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.348 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000     1.348    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X29Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.845     1.211    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.251%)  route 0.208ns (52.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.691     1.027    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y100        FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.141     1.168 r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[25]/Q
                         net (fo=1, routed)           0.208     1.376    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[6]
    SLICE_X100Y99        LUT5 (Prop_lut5_I3_O)        0.045     1.421 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.421    SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data[25]
    SLICE_X100Y99        FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.879     1.245    SCS_TT_TEST_i/DATA_UTIL/U0/s_axi_aclk
    SLICE_X100Y99        FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.121     1.331    SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.903%)  route 0.204ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.689     1.025    SCS_TT_TEST_i/DATA_UTIL/U0/s_axi_aclk
    SLICE_X93Y101        FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  SCS_TT_TEST_i/DATA_UTIL/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.204     1.370    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[20]
    SLICE_X93Y97         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.877     1.243    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X93Y97         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y97         FDRE (Hold_fdre_C_D)         0.070     1.278    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.029%)  route 0.313ns (68.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.584     0.920    SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X83Y99         FDRE                                         r  SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         0.313     1.374    SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X86Y101        FDSE                                         r  SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.940     1.306    SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X86Y101        FDSE                                         r  SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y101        FDSE (Hold_fdse_C_S)         0.009     1.280    SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.029%)  route 0.313ns (68.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.584     0.920    SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X83Y99         FDRE                                         r  SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         0.313     1.374    SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X86Y101        FDRE                                         r  SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.940     1.306    SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X86Y101        FDRE                                         r  SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y101        FDRE (Hold_fdre_C_R)         0.009     1.280    SCS_TT_TEST_i/DEBUG0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.656     0.992    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.316    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.885     1.251    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    SCS_TT_TEST_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.656     0.992    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.183     1.316    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.885     1.251    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    SCS_TT_TEST_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X84Y98    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y97    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y98    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y98    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y99    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y99    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y99    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X92Y75    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y78    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y99    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y99    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.767ns,  Total Violation       -3.479ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.767ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        1.627ns  (logic 0.459ns (28.212%)  route 1.168ns (71.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 3.524 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.706     3.524    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.459     3.983 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           1.168     5.150    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[9]
    SLICE_X97Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/C
                         clock pessimism             -0.173     4.656    
                         clock uncertainty           -0.210     4.445    
    SLICE_X97Y69         FDRE (Setup_fdre_C_D)       -0.062     4.383    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]
  -------------------------------------------------------------------
                         required time                          4.383    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 -0.767    

Slack (VIOLATED) :        -0.737ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        1.566ns  (logic 0.459ns (29.315%)  route 1.107ns (70.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 3.524 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.706     3.524    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.459     3.983 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/Q
                         net (fo=1, routed)           1.107     5.089    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[9]
    SLICE_X97Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/C
                         clock pessimism             -0.173     4.656    
                         clock uncertainty           -0.210     4.445    
    SLICE_X97Y69         FDRE (Setup_fdre_C_D)       -0.093     4.352    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                 -0.737    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        1.558ns  (logic 0.459ns (29.468%)  route 1.099ns (70.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 3.534 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     3.534    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.459     3.993 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           1.099     5.091    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[9]
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X99Y77         FDRE (Setup_fdre_C_D)       -0.047     4.395    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        1.521ns  (logic 0.459ns (30.185%)  route 1.062ns (69.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 3.529 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.711     3.529    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.459     3.988 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/Q
                         net (fo=1, routed)           1.062     5.049    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[9]
    SLICE_X105Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C
                         clock pessimism             -0.173     4.651    
                         clock uncertainty           -0.210     4.440    
    SLICE_X105Y75        FDRE (Setup_fdre_C_D)       -0.040     4.400    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]
  -------------------------------------------------------------------
                         required time                          4.400    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.629ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        1.450ns  (logic 0.459ns (31.653%)  route 0.991ns (68.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.828 - 3.226 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 3.529 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.646    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.166 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.818 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.711     3.529    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.459     3.988 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.991     4.979    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[9]
    SLICE_X97Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599     4.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/C
                         clock pessimism             -0.173     4.655    
                         clock uncertainty           -0.210     4.444    
    SLICE_X97Y71         FDRE (Setup_fdre_C_D)       -0.095     4.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        2.010ns  (logic 0.518ns (25.766%)  route 1.492ns (74.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 1.921 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     1.921    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.518     2.439 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.492     3.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[1]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism             -0.173     4.651    
                         clock uncertainty           -0.210     4.440    
    SLICE_X105Y74        FDRE (Setup_fdre_C_D)       -0.043     4.397    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -3.931    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        1.882ns  (logic 0.518ns (27.528%)  route 1.364ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 1.921 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     1.921    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.518     2.439 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.364     3.802    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[1]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism             -0.173     4.651    
                         clock uncertainty           -0.210     4.440    
    SLICE_X104Y74        FDRE (Setup_fdre_C_D)       -0.016     4.424    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                          4.424    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.678%)  route 1.320ns (74.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 1.912 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.707     1.912    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456     2.368 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.320     3.687    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[1]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism             -0.173     4.651    
                         clock uncertainty           -0.210     4.440    
    SLICE_X105Y74        FDRE (Setup_fdre_C_D)       -0.092     4.348    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.348    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.469%)  route 1.146ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 1.912 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.707     1.912    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456     2.368 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.146     3.513    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X101Y72        FDRE (Setup_fdre_C_D)       -0.092     4.350    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                          4.350    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        1.564ns  (logic 0.518ns (33.117%)  route 1.046ns (66.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 1.921 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -1.779 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     0.104    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.205 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.716     1.921    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.518     2.439 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.046     3.485    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[1]
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism             -0.173     4.656    
                         clock uncertainty           -0.210     4.445    
    SLICE_X97Y80         FDRE (Setup_fdre_C_D)       -0.095     4.350    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.350    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  0.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.627ns  (logic 0.164ns (26.151%)  route 0.463ns (73.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.582ns = ( 0.783 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     0.783    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.164     0.947 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.463     1.410    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[1]
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism              0.051     0.922    
                         clock uncertainty            0.210     1.133    
    SLICE_X97Y80         FDRE (Hold_fdre_C_D)         0.046     1.179    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.662ns  (logic 0.141ns (21.308%)  route 0.521ns (78.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.577ns = ( 0.778 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.575     0.778    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.141     0.919 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.521     1.440    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism              0.051     0.920    
                         clock uncertainty            0.210     1.131    
    SLICE_X101Y72        FDRE (Hold_fdre_C_D)         0.047     1.178    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.931%)  route 0.604ns (81.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.577ns = ( 0.778 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.575     0.778    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.141     0.919 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.604     1.523    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[1]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X105Y74        FDRE (Hold_fdre_C_D)         0.047     1.176    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.196%)  route 0.610ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.582ns = ( 0.783 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     0.783    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.164     0.947 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.610     1.557    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[1]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X104Y74        FDRE (Hold_fdre_C_D)         0.060     1.189    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.202ns)
  Data Path Delay:        0.818ns  (logic 0.164ns (20.039%)  route 0.654ns (79.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.582ns = ( 0.783 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.202 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     0.803    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.366 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.178    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.204 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     0.783    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.164     0.947 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.654     1.602    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[1]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X105Y74        FDRE (Hold_fdre_C_D)         0.076     1.205    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.574ns  (logic 0.146ns (25.453%)  route 0.428ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.578ns = ( 2.392 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.576     2.392    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.146     2.538 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.428     2.966    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[9]
    SLICE_X105Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X105Y75        FDRE (Hold_fdre_C_D)         0.078     1.207    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.793ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.227%)  route 0.457ns (75.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.582ns = ( 2.396 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580     2.396    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.146     2.542 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.457     2.999    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[9]
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/C
                         clock pessimism              0.051     0.920    
                         clock uncertainty            0.210     1.131    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.075     1.206    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.612ns  (logic 0.146ns (23.852%)  route 0.466ns (76.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.578ns = ( 2.392 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.576     2.392    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.146     2.538 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.466     3.004    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[9]
    SLICE_X97Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y71         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/C
                         clock pessimism              0.051     0.920    
                         clock uncertainty            0.210     1.131    
    SLICE_X97Y71         FDRE (Hold_fdre_C_D)         0.046     1.177    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.850ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.641ns  (logic 0.146ns (22.785%)  route 0.495ns (77.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.575ns = ( 2.389 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.573     2.389    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.146     2.535 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.495     3.030    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[9]
    SLICE_X97Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/C
                         clock pessimism              0.051     0.922    
                         clock uncertainty            0.210     1.133    
    SLICE_X97Y69         FDRE (Hold_fdre_C_D)         0.047     1.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.855ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.815ns)
  Data Path Delay:        0.669ns  (logic 0.146ns (21.825%)  route 0.523ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.575ns = ( 2.389 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.815 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.416    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     1.247 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.573     2.389    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.146     2.535 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.523     3.058    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[9]
    SLICE_X97Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/C
                         clock pessimism              0.051     0.922    
                         clock uncertainty            0.210     1.133    
    SLICE_X97Y69         FDRE (Hold_fdre_C_D)         0.071     1.204    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  1.855    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.188ns,  Total Violation       -4.752ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.188ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.865ns  (logic 0.524ns (28.100%)  route 1.341ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 4.830 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.729 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.710     3.729    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.524     4.253 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/Q
                         net (fo=1, routed)           1.341     5.594    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[10]
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.601     4.830    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/C
                         clock pessimism             -0.173     4.657    
                         clock uncertainty           -0.210     4.446    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)       -0.040     4.406    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.406    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 -1.188    

Slack (VIOLATED) :        -0.924ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.426ns  (logic 0.484ns (33.933%)  route 0.942ns (66.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.729 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.710     3.729    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.484     4.213 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.942     5.155    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[10]
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X99Y77         FDRE (Setup_fdre_C_D)       -0.211     4.231    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]
  -------------------------------------------------------------------
                         required time                          4.231    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 -0.924    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.534ns  (logic 0.524ns (34.169%)  route 1.010ns (65.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.729 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.710     3.729    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.524     4.253 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/Q
                         net (fo=1, routed)           1.010     5.263    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[10]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/C
                         clock pessimism             -0.173     4.651    
                         clock uncertainty           -0.210     4.440    
    SLICE_X105Y74        FDRE (Setup_fdre_C_D)       -0.093     4.347    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.545ns  (logic 0.524ns (33.906%)  route 1.021ns (66.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.729 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.710     3.729    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.524     4.253 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           1.021     5.275    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[10]
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X99Y72         FDRE (Setup_fdre_C_D)       -0.040     4.402    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]
  -------------------------------------------------------------------
                         required time                          4.402    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        1.534ns  (logic 0.524ns (34.160%)  route 1.010ns (65.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.825 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.729 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     3.847    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812     0.035 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     1.918    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.019 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.710     3.729    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.524     4.253 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           1.010     5.263    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[10]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.596     4.825    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/C
                         clock pessimism             -0.173     4.652    
                         clock uncertainty           -0.210     4.441    
    SLICE_X100Y73        FDRE (Setup_fdre_C_D)       -0.030     4.411    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]
  -------------------------------------------------------------------
                         required time                          4.411    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        1.831ns  (logic 0.419ns (22.886%)  route 1.412ns (77.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.122 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.716     2.122    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.419     2.541 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           1.412     3.953    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[2]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)       -0.234     4.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                          4.208    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        1.723ns  (logic 0.456ns (26.465%)  route 1.267ns (73.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.823 - 3.226 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.122 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.716     2.122    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456     2.578 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           1.267     3.845    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[2]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.594     4.823    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism             -0.173     4.650    
                         clock uncertainty           -0.210     4.439    
    SLICE_X97Y74         FDRE (Setup_fdre_C_D)       -0.092     4.347    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -3.845    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        1.751ns  (logic 0.518ns (29.586%)  route 1.233ns (70.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 4.830 - 3.226 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 2.113 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.707     2.113    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     2.631 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           1.233     3.864    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[2]
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.601     4.830    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism             -0.173     4.657    
                         clock uncertainty           -0.210     4.446    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)       -0.062     4.384    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        1.689ns  (logic 0.518ns (30.672%)  route 1.171ns (69.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 2.113 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.707     2.113    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     2.631 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           1.171     3.802    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X103Y76        FDRE (Setup_fdre_C_D)       -0.043     4.399    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                          4.399    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        1.547ns  (logic 0.456ns (29.483%)  route 1.091ns (70.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.122 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.234    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.812    -1.578 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.883     0.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.716     2.122    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456     2.578 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           1.091     3.669    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[2]
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism             -0.173     4.656    
                         clock uncertainty           -0.210     4.445    
    SLICE_X97Y80         FDRE (Setup_fdre_C_D)       -0.093     4.352    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.643ns  (logic 0.164ns (25.512%)  route 0.479ns (74.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.577ns = ( 0.980 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.575     0.980    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.164     1.144 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.479     1.623    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X103Y76        FDRE (Hold_fdre_C_D)         0.076     1.205    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.609%)  route 0.483ns (77.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.582ns = ( 0.985 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.580     0.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.126 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.483     1.609    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[2]
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism              0.051     0.922    
                         clock uncertainty            0.210     1.133    
    SLICE_X97Y80         FDRE (Hold_fdre_C_D)         0.047     1.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.712ns  (logic 0.164ns (23.039%)  route 0.548ns (76.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.577ns = ( 0.980 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.575     0.980    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.164     1.144 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.548     1.692    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[2]
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism              0.051     0.922    
                         clock uncertainty            0.210     1.133    
    SLICE_X103Y70        FDRE (Hold_fdre_C_D)         0.071     1.204    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.346%)  route 0.552ns (79.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.582ns = ( 0.985 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.580     0.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.126 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.552     1.678    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[2]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.863     0.865    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism              0.051     0.916    
                         clock uncertainty            0.210     1.127    
    SLICE_X97Y74         FDRE (Hold_fdre_C_D)         0.047     1.174    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.403ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.232%)  route 0.615ns (82.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.582ns = ( 0.985 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.403 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169    -0.165 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     0.379    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.405 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.580     0.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.128     1.113 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.615     1.728    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[2]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism              0.051     0.919    
                         clock uncertainty            0.210     1.130    
    SLICE_X97Y72         FDRE (Hold_fdre_C_D)         0.018     1.148    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             1.991ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.553ns  (logic 0.151ns (27.289%)  route 0.402ns (72.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.593 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.575     2.593    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.151     2.744 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.402     3.146    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[10]
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/C
                         clock pessimism              0.051     0.920    
                         clock uncertainty            0.210     1.131    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.025     1.156    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.592ns  (logic 0.167ns (28.231%)  route 0.425ns (71.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.593 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.575     2.593    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.167     2.760 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.425     3.184    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[10]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X105Y74        FDRE (Hold_fdre_C_D)         0.047     1.176    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.019ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.608ns  (logic 0.167ns (27.470%)  route 0.441ns (72.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.593 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.575     2.593    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.167     2.760 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.441     3.201    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[10]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X100Y73        FDRE (Hold_fdre_C_D)         0.053     1.182    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.021ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.636ns  (logic 0.167ns (26.239%)  route 0.469ns (73.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.593 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.575     2.593    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.167     2.760 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.469     3.229    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[10]
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/C
                         clock pessimism              0.051     0.920    
                         clock uncertainty            0.210     1.131    
    SLICE_X99Y72         FDRE (Hold_fdre_C_D)         0.078     1.209    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.138ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@2.016ns)
  Data Path Delay:        0.756ns  (logic 0.167ns (22.096%)  route 0.589ns (77.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.593 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.016 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.618    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.169     1.448 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.992    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.018 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.575     2.593    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.167     2.760 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.589     3.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[10]
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/C
                         clock pessimism              0.051     0.922    
                         clock uncertainty            0.210     1.133    
    SLICE_X103Y70        FDRE (Hold_fdre_C_D)         0.078     1.211    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  2.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.116ns,  Total Violation       -5.186ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        1.532ns  (logic 0.459ns (29.953%)  route 1.073ns (70.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.931 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.710     3.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.459     4.390 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           1.073     5.463    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[11]
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X103Y76        FDRE (Setup_fdre_C_D)       -0.095     4.347    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.106ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        1.522ns  (logic 0.459ns (30.159%)  route 1.063ns (69.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.823 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.931 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.710     3.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.459     4.390 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/Q
                         net (fo=1, routed)           1.063     5.453    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[11]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.594     4.823    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/C
                         clock pessimism             -0.173     4.650    
                         clock uncertainty           -0.210     4.439    
    SLICE_X97Y74         FDRE (Setup_fdre_C_D)       -0.093     4.346    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]
  -------------------------------------------------------------------
                         required time                          4.346    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 -1.106    

Slack (VIOLATED) :        -1.063ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        1.535ns  (logic 0.459ns (29.912%)  route 1.076ns (70.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.931 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.710     3.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.459     4.390 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/Q
                         net (fo=1, routed)           1.076     5.465    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[11]
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X103Y76        FDRE (Setup_fdre_C_D)       -0.040     4.402    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]
  -------------------------------------------------------------------
                         required time                          4.402    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                 -1.063    

Slack (VIOLATED) :        -0.979ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        1.447ns  (logic 0.459ns (31.729%)  route 0.988ns (68.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.825 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.931 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.710     3.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.459     4.390 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.988     5.377    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[11]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.596     4.825    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/C
                         clock pessimism             -0.173     4.652    
                         clock uncertainty           -0.210     4.441    
    SLICE_X100Y73        FDRE (Setup_fdre_C_D)       -0.043     4.398    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]
  -------------------------------------------------------------------
                         required time                          4.398    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                 -0.979    

Slack (VIOLATED) :        -0.922ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        1.215ns  (logic 0.422ns (34.728%)  route 0.793ns (65.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.828 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 3.931 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.049    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812     0.237 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     2.120    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.221 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.710     3.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.422     4.353 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.793     5.146    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[11]
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599     4.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
                         clock pessimism             -0.173     4.655    
                         clock uncertainty           -0.210     4.444    
    SLICE_X99Y78         FDRE (Setup_fdre_C_D)       -0.220     4.224    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]
  -------------------------------------------------------------------
                         required time                          4.224    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                 -0.922    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        1.621ns  (logic 0.456ns (28.135%)  route 1.165ns (71.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.823 - 3.226 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 2.327 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.719     2.327    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     2.783 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           1.165     3.948    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[3]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.594     4.823    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism             -0.173     4.650    
                         clock uncertainty           -0.210     4.439    
    SLICE_X97Y74         FDRE (Setup_fdre_C_D)       -0.040     4.399    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                          4.399    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        1.542ns  (logic 0.456ns (29.582%)  route 1.086ns (70.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 2.315 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.707     2.315    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.456     2.771 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           1.086     3.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[3]
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X99Y72         FDRE (Setup_fdre_C_D)       -0.093     4.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        1.537ns  (logic 0.456ns (29.664%)  route 1.081ns (70.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 2.327 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.719     2.327    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     2.783 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           1.081     3.864    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[3]
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism             -0.173     4.656    
                         clock uncertainty           -0.210     4.445    
    SLICE_X97Y80         FDRE (Setup_fdre_C_D)       -0.062     4.383    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.383    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        1.511ns  (logic 0.456ns (30.183%)  route 1.055ns (69.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 2.315 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.707     2.315    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.456     2.771 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           1.055     3.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[3]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)       -0.095     4.347    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        1.383ns  (logic 0.456ns (32.966%)  route 0.927ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.828 - 3.226 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 2.315 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.812    -1.376 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.883     0.507    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.608 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.707     2.315    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.456     2.771 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.927     3.698    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X101Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599     4.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism             -0.173     4.655    
                         clock uncertainty           -0.210     4.444    
    SLICE_X101Y78        FDRE (Setup_fdre_C_D)       -0.047     4.397    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                  0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.051%)  route 0.400ns (73.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.577ns = ( 1.182 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     1.182    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.400     1.723    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X101Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.868     0.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism              0.051     0.921    
                         clock uncertainty            0.210     1.132    
    SLICE_X101Y78        FDRE (Hold_fdre_C_D)         0.075     1.207    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.583ns  (logic 0.141ns (24.176%)  route 0.442ns (75.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.583ns = ( 1.188 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     1.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.329 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.442     1.771    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[3]
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism              0.051     0.922    
                         clock uncertainty            0.210     1.133    
    SLICE_X97Y80         FDRE (Hold_fdre_C_D)         0.071     1.204    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.276%)  route 0.465ns (76.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.577ns = ( 1.182 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     1.182    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.465     1.787    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[3]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism              0.051     0.919    
                         clock uncertainty            0.210     1.130    
    SLICE_X97Y72         FDRE (Hold_fdre_C_D)         0.046     1.176    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.506%)  route 0.486ns (77.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.577ns = ( 1.182 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     1.182    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.486     1.808    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[3]
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism              0.051     0.920    
                         clock uncertainty            0.210     1.131    
    SLICE_X99Y72         FDRE (Hold_fdre_C_D)         0.047     1.178    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.605ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.405%)  route 0.518ns (78.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.583ns = ( 1.188 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.605 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.206    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     0.037 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     0.581    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.607 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.581     1.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.329 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.518     1.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[3]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.863     0.865    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism              0.051     0.916    
                         clock uncertainty            0.210     1.127    
    SLICE_X97Y74         FDRE (Hold_fdre_C_D)         0.078     1.205    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             2.128ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.487ns  (logic 0.133ns (27.301%)  route 0.354ns (72.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.794 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     2.794    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.133     2.927 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.354     3.282    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[11]
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.868     0.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
                         clock pessimism              0.051     0.921    
                         clock uncertainty            0.210     1.132    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.022     1.154    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.177ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.590ns  (logic 0.146ns (24.766%)  route 0.444ns (75.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.794 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     2.794    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.146     2.940 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.444     3.384    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[11]
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X103Y76        FDRE (Hold_fdre_C_D)         0.078     1.207    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.181ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.591ns  (logic 0.146ns (24.719%)  route 0.445ns (75.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.794 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     2.794    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.146     2.940 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.445     3.385    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[11]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X100Y73        FDRE (Hold_fdre_C_D)         0.076     1.205    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.230ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.609ns  (logic 0.146ns (23.977%)  route 0.463ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.794 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     2.794    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.146     2.940 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.463     3.403    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[11]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.863     0.865    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/C
                         clock pessimism              0.051     0.916    
                         clock uncertainty            0.210     1.127    
    SLICE_X97Y74         FDRE (Hold_fdre_C_D)         0.047     1.174    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@2.218ns)
  Data Path Delay:        0.622ns  (logic 0.146ns (23.457%)  route 0.476ns (76.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.577ns = ( 2.794 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.218 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     2.819    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.169     1.650 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544     2.194    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.220 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.575     2.794    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.146     2.940 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.476     3.417    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[11]
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X103Y76        FDRE (Hold_fdre_C_D)         0.046     1.175    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  2.242    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.494ns,  Total Violation       -6.772ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.494ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        1.585ns  (logic 0.484ns (30.529%)  route 1.101ns (69.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 4.126 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.704     4.126    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.484     4.610 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/Q
                         net (fo=1, routed)           1.101     5.712    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[12]
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X99Y72         FDRE (Setup_fdre_C_D)       -0.224     4.218    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 -1.494    

Slack (VIOLATED) :        -1.396ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        1.665ns  (logic 0.524ns (31.466%)  route 1.141ns (68.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 4.126 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.704     4.126    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.524     4.650 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           1.141     5.792    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[12]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/C
                         clock pessimism             -0.173     4.651    
                         clock uncertainty           -0.210     4.440    
    SLICE_X104Y74        FDRE (Setup_fdre_C_D)       -0.045     4.395    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 -1.396    

Slack (VIOLATED) :        -1.342ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        1.610ns  (logic 0.524ns (32.539%)  route 1.086ns (67.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 4.126 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.704     4.126    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.524     4.650 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/Q
                         net (fo=1, routed)           1.086     5.737    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[12]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)       -0.047     4.395    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                 -1.342    

Slack (VIOLATED) :        -1.314ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        1.616ns  (logic 0.524ns (32.428%)  route 1.092ns (67.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.825 - 3.226 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 4.126 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.704     4.126    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.524     4.650 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/Q
                         net (fo=1, routed)           1.092     5.742    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[12]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.596     4.825    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/C
                         clock pessimism             -0.173     4.652    
                         clock uncertainty           -0.210     4.441    
    SLICE_X100Y73        FDRE (Setup_fdre_C_D)       -0.013     4.428    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]
  -------------------------------------------------------------------
                         required time                          4.428    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 -1.314    

Slack (VIOLATED) :        -1.227ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        1.502ns  (logic 0.524ns (34.896%)  route 0.978ns (65.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.828 - 3.226 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 4.126 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     4.250    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812     0.438 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     2.321    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.422 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.704     4.126    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.524     4.650 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.978     5.628    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[12]
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599     4.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/C
                         clock pessimism             -0.173     4.655    
                         clock uncertainty           -0.210     4.444    
    SLICE_X99Y78         FDRE (Setup_fdre_C_D)       -0.043     4.401    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 -1.227    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        1.777ns  (logic 0.456ns (25.659%)  route 1.321ns (74.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 2.520 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.711     2.520    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X80Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.456     2.976 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/Q
                         net (fo=1, routed)           1.321     4.298    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[4]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/C
                         clock pessimism             -0.173     4.651    
                         clock uncertainty           -0.210     4.440    
    SLICE_X105Y74        FDRE (Setup_fdre_C_D)       -0.095     4.345    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]
  -------------------------------------------------------------------
                         required time                          4.345    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        1.667ns  (logic 0.518ns (31.065%)  route 1.149ns (68.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.828 - 3.226 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 2.515 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.706     2.515    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.518     3.033 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/Q
                         net (fo=1, routed)           1.149     4.183    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[4]
    SLICE_X100Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599     4.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/C
                         clock pessimism             -0.173     4.655    
                         clock uncertainty           -0.210     4.444    
    SLICE_X100Y71        FDRE (Setup_fdre_C_D)       -0.016     4.428    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]
  -------------------------------------------------------------------
                         required time                          4.428    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        1.514ns  (logic 0.518ns (34.221%)  route 0.996ns (65.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 2.515 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.706     2.515    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.518     3.033 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.996     4.029    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[4]
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X101Y72        FDRE (Setup_fdre_C_D)       -0.067     4.375    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]
  -------------------------------------------------------------------
                         required time                          4.375    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        1.490ns  (logic 0.518ns (34.757%)  route 0.972ns (65.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 2.515 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.706     2.515    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.518     3.033 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.972     4.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[4]
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/C
                         clock pessimism             -0.173     4.653    
                         clock uncertainty           -0.210     4.442    
    SLICE_X103Y76        FDRE (Setup_fdre_C_D)       -0.062     4.380    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.380    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        1.481ns  (logic 0.518ns (34.977%)  route 0.963ns (65.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.823 - 3.226 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 2.515 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.831     2.637    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.812    -1.175 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.883     0.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.809 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.706     2.515    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.518     3.033 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.963     3.996    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[4]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.594     4.823    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/C
                         clock pessimism             -0.173     4.650    
                         clock uncertainty           -0.210     4.439    
    SLICE_X97Y74         FDRE (Setup_fdre_C_D)       -0.043     4.396    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]
  -------------------------------------------------------------------
                         required time                          4.396    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.586ns  (logic 0.164ns (27.988%)  route 0.422ns (72.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.575ns = ( 1.381 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.573     1.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.422     1.967    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[4]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.863     0.865    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/C
                         clock pessimism              0.051     0.916    
                         clock uncertainty            0.210     1.127    
    SLICE_X97Y74         FDRE (Hold_fdre_C_D)         0.076     1.203    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.590ns  (logic 0.164ns (27.780%)  route 0.426ns (72.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.575ns = ( 1.381 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.573     1.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.426     1.971    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[4]
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X103Y76        FDRE (Hold_fdre_C_D)         0.071     1.200    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (27.031%)  route 0.443ns (72.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.575ns = ( 1.381 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.573     1.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.443     1.988    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[4]
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/C
                         clock pessimism              0.051     0.920    
                         clock uncertainty            0.210     1.131    
    SLICE_X101Y72        FDRE (Hold_fdre_C_D)         0.070     1.201    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.664ns  (logic 0.164ns (24.682%)  route 0.500ns (75.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.575ns = ( 1.381 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.573     1.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.500     2.046    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[4]
    SLICE_X100Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.868     0.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y71        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/C
                         clock pessimism              0.051     0.921    
                         clock uncertainty            0.210     1.132    
    SLICE_X100Y71        FDRE (Hold_fdre_C_D)         0.060     1.192    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.806ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.806ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.258%)  route 0.591ns (80.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.578ns = ( 1.384 - 0.806 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.806     0.806 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.806 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     1.408    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     0.239 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     0.782    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.808 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.576     1.384    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X80Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.591     2.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[4]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X105Y74        FDRE (Hold_fdre_C_D)         0.046     1.175    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             2.380ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.595ns  (logic 0.167ns (28.086%)  route 0.428ns (71.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.574ns = ( 2.993 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.572     2.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.167     3.160 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.428     3.588    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[12]
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.868     0.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/C
                         clock pessimism              0.051     0.921    
                         clock uncertainty            0.210     1.132    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.076     1.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.432ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.643ns  (logic 0.167ns (25.957%)  route 0.476ns (74.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.574ns = ( 2.993 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.572     2.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.167     3.160 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.476     3.636    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[12]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/C
                         clock pessimism              0.051     0.919    
                         clock uncertainty            0.210     1.130    
    SLICE_X97Y72         FDRE (Hold_fdre_C_D)         0.075     1.205    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.455ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.655ns  (logic 0.167ns (25.501%)  route 0.488ns (74.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.574ns = ( 2.993 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.572     2.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.167     3.160 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.488     3.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[12]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X100Y73        FDRE (Hold_fdre_C_D)         0.064     1.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.459ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.617ns  (logic 0.151ns (24.459%)  route 0.466ns (75.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.574ns = ( 2.993 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.572     2.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.151     3.144 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.466     3.610    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[12]
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/C
                         clock pessimism              0.051     0.920    
                         clock uncertainty            0.210     1.131    
    SLICE_X99Y72         FDRE (Hold_fdre_C_D)         0.021     1.152    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.461ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.419ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@2.419ns)
  Data Path Delay:        0.672ns  (logic 0.167ns (24.840%)  route 0.505ns (75.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.574ns = ( 2.993 - 2.419 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      2.419     2.419 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.419 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.602     3.021    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.169     1.851 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544     2.395    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.572     2.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.167     3.160 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.505     3.665    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[12]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/C
                         clock pessimism              0.051     0.918    
                         clock uncertainty            0.210     1.129    
    SLICE_X104Y74        FDRE (Hold_fdre_C_D)         0.076     1.205    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  2.461    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.906ns,  Total Violation       -3.440ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        1.749ns  (logic 0.459ns (26.246%)  route 1.290ns (73.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.532 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.717     3.532    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.459     3.991 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/Q
                         net (fo=1, routed)           1.290     5.280    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[13]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X102Y73        FDRE (Setup_fdre_C_D)       -0.030     4.375    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]
  -------------------------------------------------------------------
                         required time                          4.375    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.739ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        1.611ns  (logic 0.459ns (28.498%)  route 1.152ns (71.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 3.519 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.704     3.519    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.459     3.978 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           1.152     5.129    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[13]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty           -0.421     4.403    
    SLICE_X104Y74        FDRE (Setup_fdre_C_D)       -0.013     4.390    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]
  -------------------------------------------------------------------
                         required time                          4.390    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 -0.739    

Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        1.567ns  (logic 0.459ns (29.294%)  route 1.108ns (70.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.825 - 3.226 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 3.519 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.704     3.519    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.459     3.978 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           1.108     5.085    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[13]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.596     4.825    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/C
                         clock pessimism              0.000     4.825    
                         clock uncertainty           -0.421     4.404    
    SLICE_X100Y73        FDRE (Setup_fdre_C_D)       -0.016     4.388    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]
  -------------------------------------------------------------------
                         required time                          4.388    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                 -0.698    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        1.407ns  (logic 0.459ns (32.624%)  route 0.948ns (67.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 3.519 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.704     3.519    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.459     3.978 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.948     4.926    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[13]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)       -0.040     4.365    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]
  -------------------------------------------------------------------
                         required time                          4.365    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.536ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.411ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        1.379ns  (logic 0.459ns (33.278%)  route 0.920ns (66.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 3.519 - 1.815 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.618    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.175 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.714    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.704     3.519    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.459     3.978 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.920     4.898    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[13]
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X97Y77         FDRE (Setup_fdre_C_D)       -0.043     4.362    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 -0.536    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        1.838ns  (logic 0.478ns (26.010%)  route 1.360ns (73.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 4.830 - 3.226 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 1.917 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715     1.917    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.478     2.395 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.360     3.754    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[5]
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.601     4.830    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/C
                         clock pessimism              0.000     4.830    
                         clock uncertainty           -0.421     4.409    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)       -0.264     4.145    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]
  -------------------------------------------------------------------
                         required time                          4.145    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        2.049ns  (logic 0.456ns (22.252%)  route 1.593ns (77.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 1.908 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706     1.908    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.456     2.364 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.593     3.957    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[5]
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X101Y72        FDRE (Setup_fdre_C_D)       -0.040     4.365    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]
  -------------------------------------------------------------------
                         required time                          4.365    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        1.896ns  (logic 0.518ns (27.324%)  route 1.378ns (72.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 1.917 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715     1.917    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.518     2.435 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.378     3.812    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[5]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty           -0.421     4.403    
    SLICE_X105Y74        FDRE (Setup_fdre_C_D)       -0.093     4.310    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.310    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        1.901ns  (logic 0.518ns (27.244%)  route 1.383ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 1.917 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715     1.917    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.518     2.435 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.383     3.818    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[5]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty           -0.421     4.403    
    SLICE_X105Y74        FDRE (Setup_fdre_C_D)       -0.047     4.356    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]
  -------------------------------------------------------------------
                         required time                          4.356    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.024ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        1.751ns  (logic 0.518ns (29.589%)  route 1.233ns (70.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 1.917 - 0.202 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.005    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.788 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.101    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715     1.917    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.518     2.435 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.233     3.667    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[5]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X102Y73        FDRE (Setup_fdre_C_D)       -0.013     4.392    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]
  -------------------------------------------------------------------
                         required time                          4.392    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                  0.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.713ns  (logic 0.164ns (23.013%)  route 0.549ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.579ns = ( 0.780 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.579     0.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164     0.944 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.549     1.493    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[5]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X102Y73        FDRE (Hold_fdre_C_D)         0.064     1.352    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.763ns  (logic 0.164ns (21.485%)  route 0.599ns (78.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.579ns = ( 0.780 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.579     0.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164     0.944 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.599     1.544    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[5]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X105Y74        FDRE (Hold_fdre_C_D)         0.075     1.363    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.819%)  route 0.650ns (82.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.573ns = ( 0.774 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573     0.774    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     0.915 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.650     1.566    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[5]
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.421     1.290    
    SLICE_X101Y72        FDRE (Hold_fdre_C_D)         0.078     1.368    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.952%)  route 0.619ns (79.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.579ns = ( 0.780 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.579     0.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164     0.944 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.619     1.563    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[5]
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X105Y74        FDRE (Hold_fdre_C_D)         0.047     1.335    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.202ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.202ns)
  Data Path Delay:        0.782ns  (logic 0.148ns (18.931%)  route 0.634ns (81.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.579ns = ( 0.780 - 0.202 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.202     0.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.202 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.796    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.353 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.176    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.202 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.579     0.780    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.148     0.928 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.634     1.562    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[5]
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X103Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.421     1.292    
    SLICE_X103Y70        FDRE (Hold_fdre_C_D)        -0.006     1.286    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.545ns  (logic 0.146ns (26.776%)  route 0.399ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.572ns = ( 2.386 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572     2.386    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.146     2.532 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.399     2.932    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[13]
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.421     1.289    
    SLICE_X97Y77         FDRE (Hold_fdre_C_D)         0.076     1.365    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.591ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.571ns  (logic 0.146ns (25.571%)  route 0.425ns (74.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.572ns = ( 2.386 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572     2.386    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.146     2.532 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.425     2.957    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[13]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.421     1.289    
    SLICE_X97Y72         FDRE (Hold_fdre_C_D)         0.078     1.367    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.661ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.623ns  (logic 0.146ns (23.441%)  route 0.477ns (76.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.572ns = ( 2.386 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572     2.386    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.146     2.532 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.477     3.009    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[13]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X100Y73        FDRE (Hold_fdre_C_D)         0.060     1.348    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.669ns  (logic 0.146ns (21.836%)  route 0.523ns (78.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.572ns = ( 2.386 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572     2.386    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.146     2.532 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.523     3.055    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[13]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X104Y74        FDRE (Hold_fdre_C_D)         0.064     1.352    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.815ns)
  Data Path Delay:        0.703ns  (logic 0.146ns (20.773%)  route 0.557ns (79.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.581ns = ( 2.395 - 1.815 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.815     1.815 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.815 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.409    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.260 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.789    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.815 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.581     2.395    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.146     2.541 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.557     3.098    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[13]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X102Y73        FDRE (Hold_fdre_C_D)         0.053     1.341    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  1.757    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.168ns,  Total Violation       -5.043ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.168ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        1.827ns  (logic 0.459ns (25.125%)  route 1.368ns (74.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 3.733 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.717     3.733    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.459     4.192 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/Q
                         net (fo=1, routed)           1.368     5.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[14]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X102Y73        FDRE (Setup_fdre_C_D)       -0.013     4.392    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]
  -------------------------------------------------------------------
                         required time                          4.392    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                 -1.168    

Slack (VIOLATED) :        -1.142ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        1.775ns  (logic 0.459ns (25.865%)  route 1.316ns (74.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 3.727 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.711     3.727    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.459     4.186 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           1.316     5.502    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[14]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty           -0.421     4.403    
    SLICE_X104Y74        FDRE (Setup_fdre_C_D)       -0.043     4.360    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                 -1.142    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        1.619ns  (logic 0.459ns (28.358%)  route 1.160ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 3.727 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.711     3.727    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.459     4.186 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           1.160     5.346    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[14]
    SLICE_X99Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/C
                         clock pessimism              0.000     4.829    
                         clock uncertainty           -0.421     4.408    
    SLICE_X99Y69         FDRE (Setup_fdre_C_D)       -0.062     4.346    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]
  -------------------------------------------------------------------
                         required time                          4.346    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -0.986ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        1.571ns  (logic 0.459ns (29.212%)  route 1.112ns (70.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 3.727 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.711     3.727    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.459     4.186 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/Q
                         net (fo=1, routed)           1.112     5.299    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[14]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)       -0.092     4.313    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]
  -------------------------------------------------------------------
                         required time                          4.313    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                 -0.986    

Slack (VIOLATED) :        -0.747ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.210ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        1.377ns  (logic 0.459ns (33.332%)  route 0.918ns (66.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 3.727 - 2.016 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     3.819    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     0.026 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.711     3.727    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.459     4.186 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.918     5.104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[14]
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X97Y77         FDRE (Setup_fdre_C_D)       -0.047     4.358    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]
  -------------------------------------------------------------------
                         required time                          4.358    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        1.961ns  (logic 0.456ns (23.256%)  route 1.505ns (76.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.823 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 2.116 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.713     2.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.456     2.572 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.505     4.077    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[6]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.594     4.823    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/C
                         clock pessimism              0.000     4.823    
                         clock uncertainty           -0.421     4.402    
    SLICE_X97Y74         FDRE (Setup_fdre_C_D)       -0.109     4.293    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]
  -------------------------------------------------------------------
                         required time                          4.293    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        1.605ns  (logic 0.419ns (26.104%)  route 1.186ns (73.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 2.116 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.713     2.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.419     2.535 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.186     3.721    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[6]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X102Y73        FDRE (Setup_fdre_C_D)       -0.218     4.187    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.409%)  route 1.271ns (73.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.828 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 2.116 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.713     2.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.456     2.572 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.271     3.843    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[6]
    SLICE_X101Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599     4.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/C
                         clock pessimism              0.000     4.828    
                         clock uncertainty           -0.421     4.407    
    SLICE_X101Y78        FDRE (Setup_fdre_C_D)       -0.043     4.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]
  -------------------------------------------------------------------
                         required time                          4.364    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        1.470ns  (logic 0.419ns (28.505%)  route 1.051ns (71.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 2.116 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.713     2.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.419     2.535 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.051     3.586    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[6]
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/C
                         clock pessimism              0.000     4.829    
                         clock uncertainty           -0.421     4.408    
    SLICE_X97Y80         FDRE (Setup_fdre_C_D)       -0.219     4.189    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]
  -------------------------------------------------------------------
                         required time                          4.189    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.823ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.545%)  route 1.199ns (72.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 4.830 - 3.226 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 2.107 - 0.403 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.206    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.587 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.302    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.704     2.107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDRE (Prop_fdre_C_Q)         0.456     2.563 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.199     3.763    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[6]
    SLICE_X102Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.601     4.830    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                         clock pessimism              0.000     4.830    
                         clock uncertainty           -0.421     4.409    
    SLICE_X102Y70        FDRE (Setup_fdre_C_D)       -0.016     4.393    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]
  -------------------------------------------------------------------
                         required time                          4.393    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                  0.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.556ns  (logic 0.128ns (23.025%)  route 0.428ns (76.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.578ns = ( 0.981 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.578     0.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.128     1.109 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.428     1.537    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[6]
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.421     1.292    
    SLICE_X97Y80         FDRE (Hold_fdre_C_D)         0.022     1.314    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.538%)  route 0.514ns (78.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.578ns = ( 0.981 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.578     0.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141     1.122 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.514     1.636    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[6]
    SLICE_X101Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.868     0.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.421     1.291    
    SLICE_X101Y78        FDRE (Hold_fdre_C_D)         0.076     1.367    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.690%)  route 0.540ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.572ns = ( 0.975 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.572     0.975    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.540     1.656    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[6]
    SLICE_X102Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.869     0.871    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y70        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.421     1.292    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.060     1.352    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.960%)  route 0.547ns (81.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.578ns = ( 0.981 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.578     0.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.128     1.109 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.547     1.656    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[6]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X102Y73        FDRE (Hold_fdre_C_D)         0.023     1.311    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.403ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.403ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.388%)  route 0.626ns (81.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.578ns = ( 0.981 - 0.403 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.403     0.403 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.403 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     0.998    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.152 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.377    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.403 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.578     0.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141     1.122 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.626     1.748    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[6]
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.863     0.865    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.421     1.286    
    SLICE_X97Y74         FDRE (Hold_fdre_C_D)         0.059     1.345    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.541ns  (logic 0.146ns (26.985%)  route 0.395ns (73.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.576ns = ( 2.592 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.576     2.592    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.146     2.738 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.395     3.133    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[14]
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.421     1.289    
    SLICE_X97Y77         FDRE (Hold_fdre_C_D)         0.075     1.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.886ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.658ns  (logic 0.146ns (22.202%)  route 0.512ns (77.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.576ns = ( 2.592 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.576     2.592    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.146     2.738 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.512     3.250    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[14]
    SLICE_X99Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.870     0.872    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y69         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.421     1.293    
    SLICE_X99Y69         FDRE (Hold_fdre_C_D)         0.071     1.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.902ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.646ns  (logic 0.146ns (22.592%)  route 0.500ns (77.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.576ns = ( 2.592 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.576     2.592    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.146     2.738 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.500     3.238    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[14]
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.421     1.289    
    SLICE_X97Y72         FDRE (Hold_fdre_C_D)         0.047     1.336    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.923ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.678ns  (logic 0.146ns (21.539%)  route 0.532ns (78.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.581ns = ( 2.597 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.581     2.597    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.146     2.743 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.532     3.275    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[14]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X102Y73        FDRE (Hold_fdre_C_D)         0.064     1.352    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.950ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.016ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.016ns)
  Data Path Delay:        0.722ns  (logic 0.146ns (20.232%)  route 0.576ns (79.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.576ns = ( 2.592 - 2.016 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.016     2.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.016 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     1.461 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.990    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.016 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.576     2.592    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.146     2.738 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.576     3.314    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[14]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X104Y74        FDRE (Hold_fdre_C_D)         0.076     1.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  1.950    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.368ns,  Total Violation       -5.985ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        1.824ns  (logic 0.459ns (25.162%)  route 1.365ns (74.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 3.933 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.715     3.933    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.459     4.392 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/Q
                         net (fo=1, routed)           1.365     5.757    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[15]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X102Y73        FDRE (Setup_fdre_C_D)       -0.016     4.389    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]
  -------------------------------------------------------------------
                         required time                          4.389    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        1.743ns  (logic 0.459ns (26.337%)  route 1.284ns (73.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 3.933 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.715     3.933    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.459     4.392 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/Q
                         net (fo=1, routed)           1.284     5.676    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[15]
    SLICE_X101Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/C
                         clock pessimism              0.000     4.829    
                         clock uncertainty           -0.421     4.408    
    SLICE_X101Y69        FDRE (Setup_fdre_C_D)       -0.093     4.315    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]
  -------------------------------------------------------------------
                         required time                          4.315    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        1.580ns  (logic 0.459ns (29.057%)  route 1.121ns (70.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 4.824 - 3.226 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 3.924 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.706     3.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.459     4.383 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           1.121     5.504    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[15]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595     4.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty           -0.421     4.403    
    SLICE_X104Y74        FDRE (Setup_fdre_C_D)       -0.045     4.358    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]
  -------------------------------------------------------------------
                         required time                          4.358    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        1.580ns  (logic 0.459ns (29.042%)  route 1.121ns (70.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.828 - 3.226 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 3.924 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.706     3.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.459     4.383 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           1.121     5.504    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[15]
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599     4.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/C
                         clock pessimism              0.000     4.828    
                         clock uncertainty           -0.421     4.407    
    SLICE_X99Y78         FDRE (Setup_fdre_C_D)       -0.040     4.367    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]
  -------------------------------------------------------------------
                         required time                          4.367    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -0.972ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.008ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        1.391ns  (logic 0.459ns (32.994%)  route 0.932ns (67.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 3.924 - 2.218 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     4.021    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793     0.228 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     2.117    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.706     3.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.459     4.383 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.932     5.315    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[15]
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X97Y77         FDRE (Setup_fdre_C_D)       -0.062     4.343    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]
  -------------------------------------------------------------------
                         required time                          4.343    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 -0.972    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        1.869ns  (logic 0.456ns (24.397%)  route 1.413ns (75.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 4.829 - 3.226 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.324 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.719     2.324    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.456     2.780 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.413     4.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[7]
    SLICE_X101Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600     4.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/C
                         clock pessimism              0.000     4.829    
                         clock uncertainty           -0.421     4.408    
    SLICE_X101Y69        FDRE (Setup_fdre_C_D)       -0.062     4.346    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]
  -------------------------------------------------------------------
                         required time                          4.346    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        1.771ns  (logic 0.456ns (25.753%)  route 1.315ns (74.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 2.324 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.719     2.324    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.456     2.780 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.315     4.095    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[7]
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X99Y77         FDRE (Setup_fdre_C_D)       -0.043     4.362    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        1.682ns  (logic 0.456ns (27.115%)  route 1.226ns (72.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 2.309 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.704     2.309    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.456     2.765 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.226     3.991    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[7]
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X99Y72         FDRE (Setup_fdre_C_D)       -0.095     4.310    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.310    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        1.564ns  (logic 0.456ns (29.149%)  route 1.108ns (70.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.825 - 3.226 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 2.309 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.704     2.309    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.456     2.765 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.108     3.873    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[7]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.596     4.825    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/C
                         clock pessimism              0.000     4.825    
                         clock uncertainty           -0.421     4.404    
    SLICE_X100Y73        FDRE (Setup_fdre_C_D)       -0.045     4.359    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]
  -------------------------------------------------------------------
                         required time                          4.359    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.621ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@3.226ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        1.532ns  (logic 0.456ns (29.767%)  route 1.076ns (70.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.826 - 3.226 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 2.309 - 0.605 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.803     2.408    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.385 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.504    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.704     2.309    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.456     2.765 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.076     3.841    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[7]
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      3.226     3.226 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.226 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     4.860    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.418 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.138    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.229 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597     4.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty           -0.421     4.405    
    SLICE_X99Y77         FDRE (Setup_fdre_C_D)       -0.062     4.343    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]
  -------------------------------------------------------------------
                         required time                          4.343    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.044%)  route 0.471ns (76.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.572ns = ( 1.177 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.572     1.177    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.471     1.788    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[7]
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.421     1.290    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.071     1.361    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.261%)  route 0.492ns (77.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.572ns = ( 1.177 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.572     1.177    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.492     1.810    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[7]
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X100Y73        FDRE (Hold_fdre_C_D)         0.076     1.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.180%)  route 0.525ns (78.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.572ns = ( 1.177 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.572     1.177    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.525     1.842    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[7]
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.421     1.290    
    SLICE_X99Y72         FDRE (Hold_fdre_C_D)         0.046     1.336    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.841%)  route 0.570ns (80.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.581ns = ( 1.186 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     1.186    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.570     1.896    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[7]
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.421     1.290    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.076     1.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.605ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.605ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.937%)  route 0.645ns (82.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.581ns = ( 1.186 - 0.605 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.605     0.605 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.605 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     1.199    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.050 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.579    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.605 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     1.186    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.645     1.972    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[7]
    SLICE_X101Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.870     0.872    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.421     1.293    
    SLICE_X101Y69        FDRE (Hold_fdre_C_D)         0.071     1.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             1.984ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.553ns  (logic 0.146ns (26.393%)  route 0.407ns (73.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.573ns = ( 2.791 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.573     2.791    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.146     2.937 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.407     3.344    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[15]
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.421     1.289    
    SLICE_X97Y77         FDRE (Hold_fdre_C_D)         0.071     1.360    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.050ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.628ns  (logic 0.146ns (23.231%)  route 0.482ns (76.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.573ns = ( 2.791 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.573     2.791    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.146     2.937 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.482     3.419    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[15]
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.868     0.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.421     1.291    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.078     1.369    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.075ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.648ns  (logic 0.146ns (22.542%)  route 0.502ns (77.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.573ns = ( 2.791 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.573     2.791    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.146     2.937 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.502     3.438    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[15]
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X104Y74        FDRE (Hold_fdre_C_D)         0.076     1.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           3.438    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.141ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.684ns  (logic 0.146ns (21.351%)  route 0.538ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.579ns = ( 2.797 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.579     2.797    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.146     2.943 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.538     3.480    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[15]
    SLICE_X101Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.870     0.872    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X101Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.421     1.293    
    SLICE_X101Y69        FDRE (Hold_fdre_C_D)         0.047     1.340    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.206ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.218ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@2.218ns)
  Data Path Delay:        0.757ns  (logic 0.146ns (19.283%)  route 0.611ns (80.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.579ns = ( 2.797 - 2.218 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.330ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      2.218     2.218 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.218 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.595     2.812    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.663 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     2.192    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.218 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.579     2.797    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.146     2.943 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.611     3.554    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[15]
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.421     1.288    
    SLICE_X102Y73        FDRE (Hold_fdre_C_D)         0.060     1.348    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  2.206    





---------------------------------------------------------------------------------------------------
From Clock:  T0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.866ns,  Total Violation       -2.981ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.082ns,  Total Violation       -1.082ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@45.161ns - T0 fall@45.000ns)
  Data Path Delay:        4.161ns  (logic 1.525ns (36.644%)  route 2.636ns (63.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 46.761 - 45.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)        45.000    45.000 f  
    Y18                                               0.000    45.000 f  T0 (IN)
                         net (fo=0)                   0.000    45.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525    46.525 f  T0_IBUF_inst/O
                         net (fo=16, routed)          2.636    49.161    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0
    SLICE_X99Y72         FDSE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     45.161    45.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    46.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    43.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    45.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597    46.761    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/C
                         clock pessimism              0.000    46.761    
                         clock uncertainty           -0.404    46.357    
    SLICE_X99Y72         FDSE (Setup_fdse_C_D)       -0.062    46.295    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg
  -------------------------------------------------------------------
                         required time                         46.295    
                         arrival time                         -49.161    
  -------------------------------------------------------------------
                         slack                                 -2.866    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall@95.161ns - T0 fall@95.000ns)
  Data Path Delay:        1.525ns  (logic 1.525ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 96.824 - 95.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 95.000 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)        95.000    95.000 f  
    Y18                                               0.000    95.000 f  T0 (IN)
                         net (fo=0)                   0.000    95.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525    96.525 f  T0_IBUF_inst/O
                         net (fo=16, routed)          0.000    96.525    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    ILOGIC_X1Y66         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     95.161    95.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    95.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    96.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    93.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    95.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.660    96.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    ILOGIC_X1Y66         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg/C
                         clock pessimism              0.000    96.824    
                         clock uncertainty           -0.404    96.420    
    ILOGIC_X1Y66         IDDR (Setup_iddr_C_D)       -0.011    96.409    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         96.409    
                         arrival time                         -96.525    
  -------------------------------------------------------------------
                         slack                                 -0.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.082ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.292ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)         0.000     0.000 r  
    Y18                                               0.000     0.000 r  T0 (IN)
                         net (fo=0)                   0.000     0.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          0.000     0.292    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    ILOGIC_X1Y66         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    ILOGIC_X1Y66         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.404     1.306    
    ILOGIC_X1Y66         IDDR (Hold_iddr_C_D)         0.068     1.374    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.292ns (19.013%)  route 1.244ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)         0.000     0.000 r  
    Y18                                               0.000     0.000 r  T0 (IN)
                         net (fo=0)                   0.000     0.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          1.244     1.536    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0
    SLICE_X99Y72         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.867     0.869    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y72         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.404     1.273    
    SLICE_X99Y72         FDSE (Hold_fdse_C_D)         0.071     1.344    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  T1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.527ns,  Total Violation       -2.718ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.007ns,  Total Violation       -1.007ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@45.161ns - T1 fall@45.000ns)
  Data Path Delay:        3.855ns  (logic 1.600ns (41.505%)  route 2.255ns (58.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 46.760 - 45.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)        45.000    45.000 f  
    W14                                               0.000    45.000 f  T1 (IN)
                         net (fo=0)                   0.000    45.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600    46.600 f  T1_IBUF_inst/O
                         net (fo=16, routed)          2.255    48.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/CH0
    SLICE_X98Y73         FDSE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     45.161    45.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    46.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    43.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    45.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.596    46.760    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg/C
                         clock pessimism              0.000    46.760    
                         clock uncertainty           -0.404    46.356    
    SLICE_X98Y73         FDSE (Setup_fdse_C_D)       -0.028    46.328    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg
  -------------------------------------------------------------------
                         required time                         46.328    
                         arrival time                         -48.855    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall@95.161ns - T1 fall@95.000ns)
  Data Path Delay:        1.600ns  (logic 1.600ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 96.824 - 95.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 95.000 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)        95.000    95.000 f  
    W14                                               0.000    95.000 f  T1 (IN)
                         net (fo=0)                   0.000    95.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600    96.600 f  T1_IBUF_inst/O
                         net (fo=16, routed)          0.000    96.600    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    ILOGIC_X1Y84         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     95.161    95.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    95.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    96.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    93.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    95.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.660    96.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    ILOGIC_X1Y84         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg/C
                         clock pessimism              0.000    96.824    
                         clock uncertainty           -0.404    96.420    
    ILOGIC_X1Y84         IDDR (Setup_iddr_C_D)       -0.011    96.409    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         96.409    
                         arrival time                         -96.600    
  -------------------------------------------------------------------
                         slack                                 -0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.007ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.367ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)         0.000     0.000 r  
    W14                                               0.000     0.000 r  T1 (IN)
                         net (fo=0)                   0.000     0.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          0.000     0.367    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    ILOGIC_X1Y84         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    ILOGIC_X1Y84         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.404     1.306    
    ILOGIC_X1Y84         IDDR (Hold_iddr_C_D)         0.068     1.374    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.367ns (24.552%)  route 1.127ns (75.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)         0.000     0.000 r  
    W14                                               0.000     0.000 r  T1 (IN)
                         net (fo=0)                   0.000     0.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          1.127     1.494    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/CH0
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.404     1.271    
    SLICE_X98Y73         FDSE (Hold_fdse_C_D)         0.063     1.334    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  T2
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.745ns,  Total Violation       -2.924ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.019ns,  Total Violation       -1.019ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.745ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@45.161ns - T2 fall@45.000ns)
  Data Path Delay:        4.060ns  (logic 1.589ns (39.136%)  route 2.471ns (60.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 46.759 - 45.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)        45.000    45.000 f  
    Y14                                               0.000    45.000 f  T2 (IN)
                         net (fo=0)                   0.000    45.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589    46.589 f  T2_IBUF_inst/O
                         net (fo=16, routed)          2.471    49.060    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/CH1
    SLICE_X105Y74        FDSE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     45.161    45.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    46.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    43.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    45.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595    46.759    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg/C
                         clock pessimism              0.000    46.759    
                         clock uncertainty           -0.404    46.355    
    SLICE_X105Y74        FDSE (Setup_fdse_C_D)       -0.040    46.315    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg
  -------------------------------------------------------------------
                         required time                         46.315    
                         arrival time                         -49.060    
  -------------------------------------------------------------------
                         slack                                 -2.745    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall@95.161ns - T2 fall@95.000ns)
  Data Path Delay:        1.589ns  (logic 1.589ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 96.824 - 95.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 95.000 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)        95.000    95.000 f  
    Y14                                               0.000    95.000 f  T2 (IN)
                         net (fo=0)                   0.000    95.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589    96.589 f  T2_IBUF_inst/O
                         net (fo=16, routed)          0.000    96.589    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    ILOGIC_X1Y83         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     95.161    95.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    95.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    96.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    93.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    95.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.660    96.824    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    ILOGIC_X1Y83         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg/C
                         clock pessimism              0.000    96.824    
                         clock uncertainty           -0.404    96.420    
    ILOGIC_X1Y83         IDDR (Setup_iddr_C_D)       -0.011    96.409    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         96.409    
                         arrival time                         -96.589    
  -------------------------------------------------------------------
                         slack                                 -0.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.019ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.356ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)         0.000     0.000 r  
    Y14                                               0.000     0.000 r  T2 (IN)
                         net (fo=0)                   0.000     0.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  T2_IBUF_inst/O
                         net (fo=16, routed)          0.000     0.356    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    ILOGIC_X1Y83         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    ILOGIC_X1Y83         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.404     1.306    
    ILOGIC_X1Y83         IDDR (Hold_iddr_C_D)         0.068     1.374    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 -1.019    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T2 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.356ns (23.125%)  route 1.182ns (76.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)         0.000     0.000 r  
    Y14                                               0.000     0.000 r  T2 (IN)
                         net (fo=0)                   0.000     0.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  T2_IBUF_inst/O
                         net (fo=16, routed)          1.182     1.537    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/CH1
    SLICE_X105Y74        FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y74        FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.404     1.271    
    SLICE_X105Y74        FDSE (Hold_fdse_C_D)         0.078     1.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  T3
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.731ns,  Total Violation       -2.865ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.061ns,  Total Violation       -1.061ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@45.161ns - T3 fall@45.000ns)
  Data Path Delay:        4.074ns  (logic 1.550ns (38.039%)  route 2.524ns (61.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 46.760 - 45.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)        45.000    45.000 f  
    T11                                               0.000    45.000 f  T3 (IN)
                         net (fo=0)                   0.000    45.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550    46.550 f  T3_IBUF_inst/O
                         net (fo=16, routed)          2.524    49.074    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/CH2
    SLICE_X98Y73         FDSE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     45.161    45.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    46.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    43.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    45.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.596    46.760    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg/C
                         clock pessimism              0.000    46.760    
                         clock uncertainty           -0.404    46.356    
    SLICE_X98Y73         FDSE (Setup_fdse_C_D)       -0.013    46.343    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg
  -------------------------------------------------------------------
                         required time                         46.343    
                         arrival time                         -49.074    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall@95.161ns - T3 fall@95.000ns)
  Data Path Delay:        1.550ns  (logic 1.550ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 96.831 - 95.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 95.000 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)        95.000    95.000 f  
    T11                                               0.000    95.000 f  T3 (IN)
                         net (fo=0)                   0.000    95.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550    96.550 f  T3_IBUF_inst/O
                         net (fo=16, routed)          0.000    96.550    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    ILOGIC_X1Y98         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     95.161    95.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    95.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    96.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    93.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    95.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.667    96.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    ILOGIC_X1Y98         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg/C
                         clock pessimism              0.000    96.831    
                         clock uncertainty           -0.404    96.427    
    ILOGIC_X1Y98         IDDR (Setup_iddr_C_D)       -0.011    96.416    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         96.416    
                         arrival time                         -96.550    
  -------------------------------------------------------------------
                         slack                                 -0.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.061ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T3 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)         0.000     0.000 r  
    T11                                               0.000     0.000 r  T3 (IN)
                         net (fo=0)                   0.000     0.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          0.000     0.317    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    ILOGIC_X1Y98         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.904     0.906    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    ILOGIC_X1Y98         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg/C
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.404     1.310    
    ILOGIC_X1Y98         IDDR (Hold_iddr_C_D)         0.068     1.378    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                 -1.061    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T3 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.317ns (20.402%)  route 1.236ns (79.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)         0.000     0.000 r  
    T11                                               0.000     0.000 r  T3 (IN)
                         net (fo=0)                   0.000     0.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          1.236     1.553    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/CH2
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.404     1.271    
    SLICE_X98Y73         FDSE (Hold_fdse_C_D)         0.064     1.335    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  T4
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.914ns,  Total Violation       -3.041ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.068ns,  Total Violation       -1.068ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@45.161ns - T4 fall@45.000ns)
  Data Path Delay:        4.227ns  (logic 1.543ns (36.512%)  route 2.683ns (63.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 46.760 - 45.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)        45.000    45.000 f  
    T10                                               0.000    45.000 f  T4 (IN)
                         net (fo=0)                   0.000    45.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543    46.543 f  T4_IBUF_inst/O
                         net (fo=16, routed)          2.683    49.227    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/CH3
    SLICE_X98Y73         FDSE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     45.161    45.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    46.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    43.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    45.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.596    46.760    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg/C
                         clock pessimism              0.000    46.760    
                         clock uncertainty           -0.404    46.356    
    SLICE_X98Y73         FDSE (Setup_fdse_C_D)       -0.043    46.313    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg
  -------------------------------------------------------------------
                         required time                         46.313    
                         arrival time                         -49.227    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall@95.161ns - T4 fall@95.000ns)
  Data Path Delay:        1.543ns  (logic 1.543ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 96.831 - 95.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 95.000 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)        95.000    95.000 f  
    T10                                               0.000    95.000 f  T4 (IN)
                         net (fo=0)                   0.000    95.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543    96.543 f  T4_IBUF_inst/O
                         net (fo=16, routed)          0.000    96.543    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    ILOGIC_X1Y97         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     95.161    95.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    95.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    96.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    93.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    95.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.667    96.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    ILOGIC_X1Y97         IDDR                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg/C
                         clock pessimism              0.000    96.831    
                         clock uncertainty           -0.404    96.427    
    ILOGIC_X1Y97         IDDR (Setup_iddr_C_D)       -0.011    96.416    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         96.416    
                         arrival time                         -96.543    
  -------------------------------------------------------------------
                         slack                                 -0.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.068ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T4 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.310ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)         0.000     0.000 r  
    T10                                               0.000     0.000 r  T4 (IN)
                         net (fo=0)                   0.000     0.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310     0.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          0.000     0.310    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    ILOGIC_X1Y97         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.904     0.906    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    ILOGIC_X1Y97         IDDR                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg/C
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.404     1.310    
    ILOGIC_X1Y97         IDDR (Hold_iddr_C_D)         0.068     1.378    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - T4 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.310ns (19.687%)  route 1.266ns (80.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)         0.000     0.000 r  
    T10                                               0.000     0.000 r  T4 (IN)
                         net (fo=0)                   0.000     0.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310     0.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          1.266     1.577    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/CH3
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y73         FDSE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.404     1.271    
    SLICE_X98Y73         FDSE (Hold_fdse_C_D)         0.076     1.347    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :          437  Failing Endpoints,  Worst Slack       -4.339ns,  Total Violation    -1716.987ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.339ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.192ns  (logic 0.642ns (29.282%)  route 1.550ns (70.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 91.925 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.912    95.251    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X100Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.600    91.925    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X100Y69        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/C
                         clock pessimism              0.000    91.925    
                         clock uncertainty           -0.489    91.436    
    SLICE_X100Y69        FDRE (Setup_fdre_C_R)       -0.524    90.912    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]
  -------------------------------------------------------------------
                         required time                         90.912    
                         arrival time                         -95.251    
  -------------------------------------------------------------------
                         slack                                 -4.339    

Slack (VIOLATED) :        -4.339ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.186ns  (logic 0.642ns (29.367%)  route 1.544ns (70.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 91.919 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.905    95.245    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X94Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.594    91.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[16]/C
                         clock pessimism              0.000    91.919    
                         clock uncertainty           -0.489    91.430    
    SLICE_X94Y74         FDRE (Setup_fdre_C_R)       -0.524    90.906    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[16]
  -------------------------------------------------------------------
                         required time                         90.906    
                         arrival time                         -95.245    
  -------------------------------------------------------------------
                         slack                                 -4.339    

Slack (VIOLATED) :        -4.339ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.186ns  (logic 0.642ns (29.367%)  route 1.544ns (70.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 91.919 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.905    95.245    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X94Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.594    91.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y74         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[19]/C
                         clock pessimism              0.000    91.919    
                         clock uncertainty           -0.489    91.430    
    SLICE_X94Y74         FDRE (Setup_fdre_C_R)       -0.524    90.906    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[19]
  -------------------------------------------------------------------
                         required time                         90.906    
                         arrival time                         -95.245    
  -------------------------------------------------------------------
                         slack                                 -4.339    

Slack (VIOLATED) :        -4.333ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.401%)  route 1.542ns (70.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 91.922 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.903    95.243    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X102Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.597    91.922    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[5]/C
                         clock pessimism              0.000    91.922    
                         clock uncertainty           -0.489    91.433    
    SLICE_X102Y76        FDRE (Setup_fdre_C_R)       -0.524    90.909    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[5]
  -------------------------------------------------------------------
                         required time                         90.909    
                         arrival time                         -95.243    
  -------------------------------------------------------------------
                         slack                                 -4.333    

Slack (VIOLATED) :        -4.316ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.165ns  (logic 0.642ns (29.658%)  route 1.523ns (70.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 91.920 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.884    95.224    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X102Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595    91.920    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[6]/C
                         clock pessimism              0.000    91.920    
                         clock uncertainty           -0.489    91.431    
    SLICE_X102Y75        FDRE (Setup_fdre_C_R)       -0.524    90.907    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[6]
  -------------------------------------------------------------------
                         required time                         90.907    
                         arrival time                         -95.224    
  -------------------------------------------------------------------
                         slack                                 -4.316    

Slack (VIOLATED) :        -4.302ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.249ns  (logic 0.642ns (28.545%)  route 1.607ns (71.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 91.924 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.968    95.308    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599    91.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/C
                         clock pessimism              0.000    91.924    
                         clock uncertainty           -0.489    91.435    
    SLICE_X99Y78         FDRE (Setup_fdre_C_R)       -0.429    91.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                         -95.308    
  -------------------------------------------------------------------
                         slack                                 -4.302    

Slack (VIOLATED) :        -4.302ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.249ns  (logic 0.642ns (28.545%)  route 1.607ns (71.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 91.924 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.968    95.308    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599    91.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
                         clock pessimism              0.000    91.924    
                         clock uncertainty           -0.489    91.435    
    SLICE_X99Y78         FDRE (Setup_fdre_C_R)       -0.429    91.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                         -95.308    
  -------------------------------------------------------------------
                         slack                                 -4.302    

Slack (VIOLATED) :        -4.302ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.249ns  (logic 0.642ns (28.545%)  route 1.607ns (71.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 91.924 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.968    95.308    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599    91.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[8]/C
                         clock pessimism              0.000    91.924    
                         clock uncertainty           -0.489    91.435    
    SLICE_X99Y78         FDRE (Setup_fdre_C_R)       -0.429    91.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[8]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                         -95.308    
  -------------------------------------------------------------------
                         slack                                 -4.302    

Slack (VIOLATED) :        -4.302ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.249ns  (logic 0.642ns (28.545%)  route 1.607ns (71.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 91.924 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.968    95.308    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.599    91.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/C
                         clock pessimism              0.000    91.924    
                         clock uncertainty           -0.489    91.435    
    SLICE_X99Y78         FDRE (Setup_fdre_C_R)       -0.429    91.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                         -95.308    
  -------------------------------------------------------------------
                         slack                                 -4.302    

Slack (VIOLATED) :        -4.287ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.136ns  (logic 0.642ns (30.063%)  route 1.494ns (69.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 91.920 - 90.323 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 93.059 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.765    93.059    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y74        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.518    93.577 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.639    94.216    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X101Y74        LUT1 (Prop_lut1_I0_O)        0.124    94.340 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=320, routed)         0.855    95.195    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X104Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    91.957    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    88.514 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    90.235    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.595    91.920    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[19]/C
                         clock pessimism              0.000    91.920    
                         clock uncertainty           -0.489    91.431    
    SLICE_X104Y75        FDRE (Setup_fdre_C_R)       -0.524    90.907    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[19]
  -------------------------------------------------------------------
                         required time                         90.907    
                         arrival time                         -95.195    
  -------------------------------------------------------------------
                         slack                                 -4.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.079%)  route 0.400ns (73.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.595     0.931    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y73         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]_replica/Q
                         net (fo=1, routed)           0.400     1.471    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/gpio2_io_o[15]_repN_alias
    SLICE_X99Y73         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y73         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.489     1.356    
    SLICE_X99Y73         FDRE (Hold_fdre_C_D)         0.061     1.417    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.164ns (28.805%)  route 0.405ns (71.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.597     0.933    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X94Y71         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.405     1.502    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[3]
    SLICE_X99Y68         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.871     0.873    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y68         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.489     1.362    
    SLICE_X99Y68         FDRE (Hold_fdre_C_D)         0.070     1.432    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.376%)  route 0.394ns (70.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.598     0.934    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X98Y78         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y78         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.394     1.492    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[13]
    SLICE_X97Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.863     0.865    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.489     1.354    
    SLICE_X97Y75         FDRE (Hold_fdre_C_D)         0.066     1.420    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.141ns (24.781%)  route 0.428ns (75.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.601     0.937    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y67         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDRE (Prop_fdre_C_Q)         0.141     1.078 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]_replica/Q
                         net (fo=1, routed)           0.428     1.506    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/gpio2_io_o[10]_repN_alias
    SLICE_X97Y68         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.870     0.872    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y68         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.489     1.361    
    SLICE_X97Y68         FDRE (Hold_fdre_C_D)         0.070     1.431    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.148ns (29.559%)  route 0.353ns (70.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.597     0.933    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X94Y71         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.081 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.353     1.433    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[23]
    SLICE_X94Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.489     1.357    
    SLICE_X94Y72         FDRE (Hold_fdre_C_D)        -0.001     1.356    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.736%)  route 0.389ns (75.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.595     0.931    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y76         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.128     1.059 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.389     1.448    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[22]
    SLICE_X94Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.489     1.357    
    SLICE_X94Y72         FDRE (Hold_fdre_C_D)         0.006     1.363    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.741%)  route 0.407ns (74.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.603     0.939    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y83        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        FDRE (Prop_fdre_C_Q)         0.141     1.080 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.407     1.486    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[14]
    SLICE_X97Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.863     0.865    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.489     1.354    
    SLICE_X97Y75         FDRE (Hold_fdre_C_D)         0.047     1.401    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.539%)  route 0.373ns (74.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.603     0.939    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y83        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.373     1.440    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[29]
    SLICE_X98Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.864     0.866    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.489     1.355    
    SLICE_X98Y75         FDRE (Hold_fdre_C_D)        -0.001     1.354    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.164ns (27.748%)  route 0.427ns (72.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.595     0.931    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X94Y76         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.427     1.522    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[19]
    SLICE_X99Y73         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.865     0.867    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y73         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[19]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.489     1.356    
    SLICE_X99Y73         FDRE (Hold_fdre_C_D)         0.075     1.431    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.148ns (28.178%)  route 0.377ns (71.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.597     0.933    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X94Y71         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.081 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.377     1.458    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[26]
    SLICE_X94Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869     0.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.866     0.868    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y72         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.489     1.357    
    SLICE_X94Y72         FDRE (Hold_fdre_C_D)         0.009     1.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  T0
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.927ns,  Total Violation       -5.811ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.927ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@55.040ns - T0 fall@55.000ns)
  Data Path Delay:        4.060ns  (logic 1.525ns (37.551%)  route 2.536ns (62.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 56.577 - 55.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 55.000 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)        55.000    55.000 f  
    Y18                                               0.000    55.000 f  T0 (IN)
                         net (fo=0)                   0.000    55.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525    56.525 f  T0_IBUF_inst/O
                         net (fo=16, routed)          2.536    59.060    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X81Y77         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     55.040    55.040 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    55.040 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    56.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    53.232 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    54.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    55.043 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.534    56.577    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/C
                         clock pessimism              0.000    56.577    
                         clock uncertainty           -0.404    56.173    
    SLICE_X81Y77         FDRE (Setup_fdre_C_D)       -0.040    56.133    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                         56.133    
                         arrival time                         -59.060    
  -------------------------------------------------------------------
                         slack                                 -2.927    

Slack (VIOLATED) :        -2.883ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - T0 fall@5.000ns)
  Data Path Delay:        4.011ns  (logic 1.525ns (38.010%)  route 2.487ns (61.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 6.576 - 5.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)         5.000     5.000 f  
    Y18                                               0.000     5.000 f  T0 (IN)
                         net (fo=0)                   0.000     5.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     6.525 f  T0_IBUF_inst/O
                         net (fo=16, routed)          2.487     9.011    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X81Y76         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.533     6.576    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.576    
                         clock uncertainty           -0.404     6.172    
    SLICE_X81Y76         FDRE (Setup_fdre_C_D)       -0.044     6.128    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                 -2.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@9.879ns - T0 rise@10.000ns)
  Data Path Delay:        1.435ns  (logic 0.292ns (20.358%)  route 1.143ns (79.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 10.722 - 9.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)        10.000    10.000 r  
    Y18                                               0.000    10.000 r  T0 (IN)
                         net (fo=0)                   0.000    10.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292    10.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          1.143    11.435    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      9.879     9.879 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.879 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    10.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     9.260 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     9.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     9.881 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.841    10.722    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/C
                         clock pessimism              0.000    10.722    
                         clock uncertainty            0.404    11.126    
    SLICE_X81Y77         FDRE (Hold_fdre_C_D)         0.078    11.204    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                        -11.204    
                         arrival time                          11.435    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@59.879ns - T0 rise@60.000ns)
  Data Path Delay:        1.460ns  (logic 0.292ns (20.010%)  route 1.168ns (79.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 60.720 - 59.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)        60.000    60.000 r  
    Y18                                               0.000    60.000 r  T0 (IN)
                         net (fo=0)                   0.000    60.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292    60.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          1.168    61.460    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     59.879    59.879 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    59.879 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    60.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    59.260 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    59.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    59.881 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.839    60.720    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X81Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    60.720    
                         clock uncertainty            0.404    61.124    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.082    61.206    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                        -61.206    
                         arrival time                          61.460    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  T1
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.918ns,  Total Violation       -5.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - T1 fall@5.000ns)
  Data Path Delay:        4.060ns  (logic 1.600ns (39.408%)  route 2.460ns (60.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 6.584 - 5.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)         5.000     5.000 f  
    W14                                               0.000     5.000 f  T1 (IN)
                         net (fo=0)                   0.000     5.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600     6.600 f  T1_IBUF_inst/O
                         net (fo=16, routed)          2.460     9.060    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X81Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.541     6.584    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.584    
                         clock uncertainty           -0.404     6.180    
    SLICE_X81Y83         FDRE (Setup_fdre_C_D)       -0.037     6.143    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                 -2.918    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@55.040ns - T1 fall@55.000ns)
  Data Path Delay:        3.991ns  (logic 1.600ns (40.094%)  route 2.391ns (59.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 56.585 - 55.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 55.000 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)        55.000    55.000 f  
    W14                                               0.000    55.000 f  T1 (IN)
                         net (fo=0)                   0.000    55.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600    56.600 f  T1_IBUF_inst/O
                         net (fo=16, routed)          2.391    58.991    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X82Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     55.040    55.040 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    55.040 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    56.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    53.232 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    54.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    55.043 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542    56.585    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/C
                         clock pessimism              0.000    56.585    
                         clock uncertainty           -0.404    56.181    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)       -0.013    56.168    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                         -58.991    
  -------------------------------------------------------------------
                         slack                                 -2.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@59.879ns - T1 rise@60.000ns)
  Data Path Delay:        1.478ns  (logic 0.367ns (24.815%)  route 1.111ns (75.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 60.728 - 59.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)        60.000    60.000 r  
    W14                                               0.000    60.000 r  T1 (IN)
                         net (fo=0)                   0.000    60.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367    60.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          1.111    61.478    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     59.879    59.879 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    59.879 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    60.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    59.260 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    59.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    59.881 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847    60.728    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    60.728    
                         clock uncertainty            0.404    61.132    
    SLICE_X81Y83         FDRE (Hold_fdre_C_D)         0.085    61.217    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                        -61.217    
                         arrival time                          61.478    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@9.879ns - T1 rise@10.000ns)
  Data Path Delay:        1.475ns  (logic 0.367ns (24.873%)  route 1.108ns (75.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 10.728 - 9.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)        10.000    10.000 r  
    W14                                               0.000    10.000 r  T1 (IN)
                         net (fo=0)                   0.000    10.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367    10.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          1.108    11.475    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      9.879     9.879 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.879 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    10.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     9.260 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     9.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     9.881 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847    10.728    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/C
                         clock pessimism              0.000    10.728    
                         clock uncertainty            0.404    11.132    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.064    11.196    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                        -11.196    
                         arrival time                          11.475    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  T2
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.754ns,  Total Violation       -5.396ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.754ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@55.040ns - T2 fall@55.000ns)
  Data Path Delay:        3.905ns  (logic 1.589ns (40.683%)  route 2.316ns (59.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 56.585 - 55.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 55.000 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)        55.000    55.000 f  
    Y14                                               0.000    55.000 f  T2 (IN)
                         net (fo=0)                   0.000    55.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589    56.589 f  T2_IBUF_inst/O
                         net (fo=16, routed)          2.316    58.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X82Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     55.040    55.040 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    55.040 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    56.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    53.232 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    54.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    55.043 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542    56.585    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/C
                         clock pessimism              0.000    56.585    
                         clock uncertainty           -0.404    56.181    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)       -0.030    56.151    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                         56.151    
                         arrival time                         -58.905    
  -------------------------------------------------------------------
                         slack                                 -2.754    

Slack (VIOLATED) :        -2.641ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - T2 fall@5.000ns)
  Data Path Delay:        3.777ns  (logic 1.589ns (42.060%)  route 2.189ns (57.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 6.584 - 5.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)         5.000     5.000 f  
    Y14                                               0.000     5.000 f  T2 (IN)
                         net (fo=0)                   0.000     5.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     6.589 f  T2_IBUF_inst/O
                         net (fo=16, routed)          2.189     8.777    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X81Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.541     6.584    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.584    
                         clock uncertainty           -0.404     6.180    
    SLICE_X81Y83         FDRE (Setup_fdre_C_D)       -0.044     6.136    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                          6.136    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                 -2.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@59.879ns - T2 rise@60.000ns)
  Data Path Delay:        1.377ns  (logic 0.356ns (25.816%)  route 1.022ns (74.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 60.728 - 59.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)        60.000    60.000 r  
    Y14                                               0.000    60.000 r  T2 (IN)
                         net (fo=0)                   0.000    60.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356    60.356 r  T2_IBUF_inst/O
                         net (fo=16, routed)          1.022    61.377    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     59.879    59.879 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    59.879 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    60.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    59.260 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    59.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    59.881 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847    60.728    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X81Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    60.728    
                         clock uncertainty            0.404    61.132    
    SLICE_X81Y83         FDRE (Hold_fdre_C_D)         0.082    61.214    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                        -61.214    
                         arrival time                          61.377    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@9.879ns - T2 rise@10.000ns)
  Data Path Delay:        1.405ns  (logic 0.356ns (25.305%)  route 1.049ns (74.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 10.728 - 9.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)        10.000    10.000 r  
    Y14                                               0.000    10.000 r  T2 (IN)
                         net (fo=0)                   0.000    10.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  T2_IBUF_inst/O
                         net (fo=16, routed)          1.049    11.405    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      9.879     9.879 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.879 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    10.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     9.260 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     9.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     9.881 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847    10.728    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/C
                         clock pessimism              0.000    10.728    
                         clock uncertainty            0.404    11.132    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.053    11.185    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                        -11.185    
                         arrival time                          11.405    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  T3
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -3.001ns,  Total Violation       -5.909ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - T3 fall@5.000ns)
  Data Path Delay:        4.140ns  (logic 1.550ns (37.432%)  route 2.590ns (62.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.580 - 5.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)         5.000     5.000 f  
    T11                                               0.000     5.000 f  T3 (IN)
                         net (fo=0)                   0.000     5.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550     6.550 f  T3_IBUF_inst/O
                         net (fo=16, routed)          2.590     9.140    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X81Y79         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.537     6.580    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.580    
                         clock uncertainty           -0.404     6.176    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.037     6.139    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                          6.139    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@55.040ns - T3 fall@55.000ns)
  Data Path Delay:        4.076ns  (logic 1.550ns (38.025%)  route 2.526ns (61.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 56.585 - 55.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 55.000 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)        55.000    55.000 f  
    T11                                               0.000    55.000 f  T3 (IN)
                         net (fo=0)                   0.000    55.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550    56.550 f  T3_IBUF_inst/O
                         net (fo=16, routed)          2.526    59.076    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X82Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     55.040    55.040 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    55.040 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    56.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    53.232 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    54.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    55.043 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542    56.585    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/C
                         clock pessimism              0.000    56.585    
                         clock uncertainty           -0.404    56.181    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)       -0.013    56.168    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                         -59.076    
  -------------------------------------------------------------------
                         slack                                 -2.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@59.879ns - T3 rise@60.000ns)
  Data Path Delay:        1.439ns  (logic 0.317ns (22.018%)  route 1.122ns (77.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 60.724 - 59.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)        60.000    60.000 r  
    T11                                               0.000    60.000 r  T3 (IN)
                         net (fo=0)                   0.000    60.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317    60.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          1.122    61.439    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     59.879    59.879 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    59.879 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    60.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    59.260 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    59.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    59.881 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.843    60.724    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    60.724    
                         clock uncertainty            0.404    61.128    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.085    61.213    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                        -61.213    
                         arrival time                          61.439    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@9.879ns - T3 rise@10.000ns)
  Data Path Delay:        1.487ns  (logic 0.317ns (21.315%)  route 1.170ns (78.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 10.728 - 9.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)        10.000    10.000 r  
    T11                                               0.000    10.000 r  T3 (IN)
                         net (fo=0)                   0.000    10.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317    10.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          1.170    11.487    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      9.879     9.879 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.879 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    10.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     9.260 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     9.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     9.881 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847    10.728    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/C
                         clock pessimism              0.000    10.728    
                         clock uncertainty            0.404    11.132    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.064    11.196    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                        -11.196    
                         arrival time                          11.487    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  T4
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.964ns,  Total Violation       -5.755ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.964ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@5.040ns - T4 fall@5.000ns)
  Data Path Delay:        4.096ns  (logic 1.543ns (37.679%)  route 2.553ns (62.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.580 - 5.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)         5.000     5.000 f  
    T10                                               0.000     5.000 f  T4 (IN)
                         net (fo=0)                   0.000     5.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543     6.543 f  T4_IBUF_inst/O
                         net (fo=16, routed)          2.553     9.096    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X81Y79         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      5.040     5.040 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.040 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634     6.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     3.232 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.043 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.537     6.580    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.580    
                         clock uncertainty           -0.404     6.176    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.044     6.132    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                 -2.964    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@55.040ns - T4 fall@55.000ns)
  Data Path Delay:        3.957ns  (logic 1.543ns (39.004%)  route 2.413ns (60.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 56.585 - 55.040 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 55.000 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)        55.000    55.000 f  
    T10                                               0.000    55.000 f  T4 (IN)
                         net (fo=0)                   0.000    55.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543    56.543 f  T4_IBUF_inst/O
                         net (fo=16, routed)          2.413    58.957    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X82Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     55.040    55.040 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    55.040 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    56.675    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    53.232 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    54.952    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    55.043 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542    56.585    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/C
                         clock pessimism              0.000    56.585    
                         clock uncertainty           -0.404    56.181    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)       -0.016    56.165    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                         56.165    
                         arrival time                         -58.957    
  -------------------------------------------------------------------
                         slack                                 -2.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@59.879ns - T4 rise@60.000ns)
  Data Path Delay:        1.464ns  (logic 0.310ns (21.206%)  route 1.154ns (78.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 60.724 - 59.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)        60.000    60.000 r  
    T10                                               0.000    60.000 r  T4 (IN)
                         net (fo=0)                   0.000    60.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310    60.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          1.154    61.464    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     59.879    59.879 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    59.879 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    60.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    59.260 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    59.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    59.881 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.843    60.724    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X81Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    60.724    
                         clock uncertainty            0.404    61.128    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.082    61.210    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg
  -------------------------------------------------------------------
                         required time                        -61.210    
                         arrival time                          61.464    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.121ns  (clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@9.879ns - T4 rise@10.000ns)
  Data Path Delay:        1.490ns  (logic 0.310ns (20.839%)  route 1.179ns (79.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 10.728 - 9.879 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)        10.000    10.000 r  
    T10                                               0.000    10.000 r  T4 (IN)
                         net (fo=0)                   0.000    10.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310    10.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          1.179    11.490    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      9.879     9.879 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.879 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    10.748    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     9.260 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     9.852    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     9.881 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.847    10.728    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X82Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/C
                         clock pessimism              0.000    10.728    
                         clock uncertainty            0.404    11.132    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.060    11.192    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg
  -------------------------------------------------------------------
                         required time                        -11.192    
                         arrival time                          11.490    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  T0
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.877ns,  Total Violation       -5.711ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@60.081ns - T0 rise@60.000ns)
  Data Path Delay:        4.085ns  (logic 1.525ns (37.324%)  route 2.560ns (62.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 61.620 - 60.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)        60.000    60.000 r  
    Y18                                               0.000    60.000 r  T0 (IN)
                         net (fo=0)                   0.000    60.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525    61.525 r  T0_IBUF_inst/O
                         net (fo=16, routed)          2.560    64.085    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     60.081    60.081 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.081 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    61.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442    58.273 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720    59.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    60.084 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.537    61.620    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    61.620    
                         clock uncertainty           -0.404    61.216    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)       -0.008    61.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                         61.208    
                         arrival time                         -64.085    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.835ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@10.081ns - T0 rise@10.000ns)
  Data Path Delay:        4.019ns  (logic 1.525ns (37.937%)  route 2.494ns (62.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.618 - 10.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)        10.000    10.000 r  
    Y18                                               0.000    10.000 r  T0 (IN)
                         net (fo=0)                   0.000    10.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525    11.525 r  T0_IBUF_inst/O
                         net (fo=16, routed)          2.494    14.019    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     10.081    10.081 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.081 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    11.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     8.273 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     9.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.084 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.535    11.618    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/C
                         clock pessimism              0.000    11.618    
                         clock uncertainty           -0.404    11.214    
    SLICE_X82Y77         FDRE (Setup_fdre_C_D)       -0.030    11.184    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                 -2.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@64.919ns - T0 fall@65.000ns)
  Data Path Delay:        1.466ns  (logic 0.292ns (19.919%)  route 1.174ns (80.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 65.762 - 64.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)        65.000    65.000 f  
    Y18                                               0.000    65.000 f  T0 (IN)
                         net (fo=0)                   0.000    65.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292    65.292 f  T0_IBUF_inst/O
                         net (fo=16, routed)          1.174    66.466    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X82Y77         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     64.919    64.919 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    64.919 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    65.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    64.300 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    64.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    64.921 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.841    65.762    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/C
                         clock pessimism              0.000    65.762    
                         clock uncertainty            0.404    66.166    
    SLICE_X82Y77         FDRE (Hold_fdre_C_D)         0.053    66.219    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                        -66.219    
                         arrival time                          66.466    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@14.919ns - T0 fall@15.000ns)
  Data Path Delay:        1.492ns  (logic 0.292ns (19.571%)  route 1.200ns (80.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 15.763 - 14.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)        15.000    15.000 f  
    Y18                                               0.000    15.000 f  T0 (IN)
                         net (fo=0)                   0.000    15.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292    15.292 f  T0_IBUF_inst/O
                         net (fo=16, routed)          1.200    16.492    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X82Y78         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     14.919    14.919 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.919 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    15.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    14.300 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    14.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    14.921 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.842    15.763    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X82Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.763    
                         clock uncertainty            0.404    16.167    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.068    16.235    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                        -16.235    
                         arrival time                          16.492    
  -------------------------------------------------------------------
                         slack                                  0.257    





---------------------------------------------------------------------------------------------------
From Clock:  T1
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.914ns,  Total Violation       -5.743ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@10.081ns - T1 rise@10.000ns)
  Data Path Delay:        4.092ns  (logic 1.600ns (39.105%)  route 2.492ns (60.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.625 - 10.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)        10.000    10.000 r  
    W14                                               0.000    10.000 r  T1 (IN)
                         net (fo=0)                   0.000    10.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600    11.600 r  T1_IBUF_inst/O
                         net (fo=16, routed)          2.492    14.092    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     10.081    10.081 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.081 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    11.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     8.273 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     9.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.084 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.542    11.625    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.404    11.221    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)       -0.043    11.178    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                         11.178    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.829ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@60.081ns - T1 rise@60.000ns)
  Data Path Delay:        4.040ns  (logic 1.600ns (39.605%)  route 2.440ns (60.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 61.626 - 60.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)        60.000    60.000 r  
    W14                                               0.000    60.000 r  T1 (IN)
                         net (fo=0)                   0.000    60.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600    61.600 r  T1_IBUF_inst/O
                         net (fo=16, routed)          2.440    64.040    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     60.081    60.081 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.081 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    61.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442    58.273 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720    59.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    60.084 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543    61.626    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    61.626    
                         clock uncertainty           -0.404    61.222    
    SLICE_X82Y84         FDRE (Setup_fdre_C_D)       -0.011    61.211    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                         61.211    
                         arrival time                         -64.040    
  -------------------------------------------------------------------
                         slack                                 -2.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@14.919ns - T1 fall@15.000ns)
  Data Path Delay:        1.480ns  (logic 0.367ns (24.786%)  route 1.113ns (75.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 15.769 - 14.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)        15.000    15.000 f  
    W14                                               0.000    15.000 f  T1 (IN)
                         net (fo=0)                   0.000    15.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367    15.367 f  T1_IBUF_inst/O
                         net (fo=16, routed)          1.113    16.480    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X82Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     14.919    14.919 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.919 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    15.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    14.300 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    14.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    14.921 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.848    15.769    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.769    
                         clock uncertainty            0.404    16.173    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.064    16.237    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                        -16.237    
                         arrival time                          16.480    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@64.919ns - T1 fall@65.000ns)
  Data Path Delay:        1.500ns  (logic 0.367ns (24.460%)  route 1.133ns (75.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 65.768 - 64.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)        65.000    65.000 f  
    W14                                               0.000    65.000 f  T1 (IN)
                         net (fo=0)                   0.000    65.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367    65.367 f  T1_IBUF_inst/O
                         net (fo=16, routed)          1.133    66.500    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     64.919    64.919 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    64.919 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    65.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    64.300 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    64.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    64.921 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.847    65.768    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/C
                         clock pessimism              0.000    65.768    
                         clock uncertainty            0.404    66.172    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.076    66.248    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                        -66.248    
                         arrival time                          66.500    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
From Clock:  T2
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.901ns,  Total Violation       -5.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.901ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@10.081ns - T2 rise@10.000ns)
  Data Path Delay:        4.029ns  (logic 1.589ns (39.431%)  route 2.440ns (60.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.625 - 10.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)        10.000    10.000 r  
    Y14                                               0.000    10.000 r  T2 (IN)
                         net (fo=0)                   0.000    10.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589    11.589 r  T2_IBUF_inst/O
                         net (fo=16, routed)          2.440    14.029    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     10.081    10.081 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.081 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    11.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     8.273 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     9.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.084 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.542    11.625    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.404    11.221    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)       -0.093    11.128    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                         -14.029    
  -------------------------------------------------------------------
                         slack                                 -2.901    

Slack (VIOLATED) :        -2.827ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@60.081ns - T2 rise@60.000ns)
  Data Path Delay:        4.041ns  (logic 1.589ns (39.318%)  route 2.452ns (60.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 61.626 - 60.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)        60.000    60.000 r  
    Y14                                               0.000    60.000 r  T2 (IN)
                         net (fo=0)                   0.000    60.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589    61.589 r  T2_IBUF_inst/O
                         net (fo=16, routed)          2.452    64.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     60.081    60.081 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.081 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    61.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442    58.273 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720    59.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    60.084 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543    61.626    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    61.626    
                         clock uncertainty           -0.404    61.222    
    SLICE_X82Y84         FDRE (Setup_fdre_C_D)       -0.008    61.214    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                         61.214    
                         arrival time                         -64.041    
  -------------------------------------------------------------------
                         slack                                 -2.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@14.919ns - T2 fall@15.000ns)
  Data Path Delay:        1.469ns  (logic 0.356ns (24.209%)  route 1.113ns (75.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 15.769 - 14.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)        15.000    15.000 f  
    Y14                                               0.000    15.000 f  T2 (IN)
                         net (fo=0)                   0.000    15.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356    15.356 f  T2_IBUF_inst/O
                         net (fo=16, routed)          1.113    16.469    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X82Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     14.919    14.919 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.919 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    15.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    14.300 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    14.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    14.921 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.848    15.769    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.769    
                         clock uncertainty            0.404    16.173    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.068    16.241    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                        -16.241    
                         arrival time                          16.469    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@64.919ns - T2 fall@65.000ns)
  Data Path Delay:        1.481ns  (logic 0.356ns (24.006%)  route 1.125ns (75.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 65.768 - 64.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)        65.000    65.000 f  
    Y14                                               0.000    65.000 f  T2 (IN)
                         net (fo=0)                   0.000    65.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356    65.356 f  T2_IBUF_inst/O
                         net (fo=16, routed)          1.125    66.481    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     64.919    64.919 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    64.919 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    65.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    64.300 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    64.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    64.921 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.847    65.768    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/C
                         clock pessimism              0.000    65.768    
                         clock uncertainty            0.404    66.172    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.047    66.219    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                        -66.219    
                         arrival time                          66.481    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
From Clock:  T3
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.894ns,  Total Violation       -5.783ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.894ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@10.081ns - T3 rise@10.000ns)
  Data Path Delay:        4.076ns  (logic 1.550ns (38.025%)  route 2.526ns (61.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.625 - 10.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)        10.000    10.000 r  
    T11                                               0.000    10.000 r  T3 (IN)
                         net (fo=0)                   0.000    10.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550    11.550 r  T3_IBUF_inst/O
                         net (fo=16, routed)          2.526    14.076    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     10.081    10.081 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.081 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    11.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     8.273 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     9.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.084 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.542    11.625    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.404    11.221    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)       -0.040    11.181    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                         11.181    
                         arrival time                         -14.076    
  -------------------------------------------------------------------
                         slack                                 -2.894    

Slack (VIOLATED) :        -2.889ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@60.081ns - T3 rise@60.000ns)
  Data Path Delay:        4.103ns  (logic 1.550ns (37.772%)  route 2.553ns (62.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 61.626 - 60.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)        60.000    60.000 r  
    T11                                               0.000    60.000 r  T3 (IN)
                         net (fo=0)                   0.000    60.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550    61.550 r  T3_IBUF_inst/O
                         net (fo=16, routed)          2.553    64.103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     60.081    60.081 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.081 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    61.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442    58.273 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720    59.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    60.084 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543    61.626    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    61.626    
                         clock uncertainty           -0.404    61.222    
    SLICE_X82Y84         FDRE (Setup_fdre_C_D)       -0.008    61.214    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                         61.214    
                         arrival time                         -64.103    
  -------------------------------------------------------------------
                         slack                                 -2.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@64.919ns - T3 fall@65.000ns)
  Data Path Delay:        1.487ns  (logic 0.317ns (21.315%)  route 1.170ns (78.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 65.768 - 64.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)        65.000    65.000 f  
    T11                                               0.000    65.000 f  T3 (IN)
                         net (fo=0)                   0.000    65.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317    65.317 f  T3_IBUF_inst/O
                         net (fo=16, routed)          1.170    66.487    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     64.919    64.919 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    64.919 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    65.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    64.300 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    64.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    64.921 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.847    65.768    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/C
                         clock pessimism              0.000    65.768    
                         clock uncertainty            0.404    66.172    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.078    66.250    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                        -66.250    
                         arrival time                          66.487    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@14.919ns - T3 fall@15.000ns)
  Data Path Delay:        1.583ns  (logic 0.317ns (20.018%)  route 1.266ns (79.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 15.769 - 14.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)        15.000    15.000 f  
    T11                                               0.000    15.000 f  T3 (IN)
                         net (fo=0)                   0.000    15.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317    15.317 f  T3_IBUF_inst/O
                         net (fo=16, routed)          1.266    16.583    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X82Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     14.919    14.919 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.919 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    15.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    14.300 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    14.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    14.921 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.848    15.769    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.769    
                         clock uncertainty            0.404    16.173    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.068    16.241    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                        -16.241    
                         arrival time                          16.583    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
From Clock:  T4
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.781ns,  Total Violation       -5.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.781ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@10.081ns - T4 rise@10.000ns)
  Data Path Delay:        3.956ns  (logic 1.543ns (39.014%)  route 2.412ns (60.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.625 - 10.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)        10.000    10.000 r  
    T10                                               0.000    10.000 r  T4 (IN)
                         net (fo=0)                   0.000    10.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543    11.543 r  T4_IBUF_inst/O
                         net (fo=16, routed)          2.412    13.956    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     10.081    10.081 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.081 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    11.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442     8.273 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720     9.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.084 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.542    11.625    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.404    11.221    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)       -0.047    11.174    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                         11.174    
                         arrival time                         -13.956    
  -------------------------------------------------------------------
                         slack                                 -2.781    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@60.081ns - T4 rise@60.000ns)
  Data Path Delay:        3.913ns  (logic 1.543ns (39.443%)  route 2.369ns (60.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 61.626 - 60.081 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 60.000 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)        60.000    60.000 r  
    T10                                               0.000    60.000 r  T4 (IN)
                         net (fo=0)                   0.000    60.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543    61.543 r  T4_IBUF_inst/O
                         net (fo=16, routed)          2.369    63.913    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     60.081    60.081 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.081 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    61.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.442    58.273 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720    59.993    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    60.084 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543    61.626    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    61.626    
                         clock uncertainty           -0.404    61.222    
    SLICE_X82Y84         FDRE (Setup_fdre_C_D)       -0.040    61.182    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -63.913    
  -------------------------------------------------------------------
                         slack                                 -2.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@14.919ns - T4 fall@15.000ns)
  Data Path Delay:        1.513ns  (logic 0.310ns (20.522%)  route 1.202ns (79.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 15.769 - 14.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)        15.000    15.000 f  
    T10                                               0.000    15.000 f  T4 (IN)
                         net (fo=0)                   0.000    15.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310    15.310 f  T4_IBUF_inst/O
                         net (fo=16, routed)          1.202    16.513    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X82Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     14.919    14.919 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.919 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    15.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    14.300 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    14.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    14.921 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.848    15.769    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X82Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.769    
                         clock uncertainty            0.404    16.173    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.080    16.253    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg
  -------------------------------------------------------------------
                         required time                        -16.253    
                         arrival time                          16.513    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.081ns  (clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@64.919ns - T4 fall@65.000ns)
  Data Path Delay:        1.513ns  (logic 0.310ns (20.522%)  route 1.202ns (79.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 65.768 - 64.919 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)        65.000    65.000 f  
    T10                                               0.000    65.000 f  T4 (IN)
                         net (fo=0)                   0.000    65.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310    65.310 f  T4_IBUF_inst/O
                         net (fo=16, routed)          1.202    66.513    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y83         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     64.919    64.919 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    64.919 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    65.788    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.488    64.300 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    64.892    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    64.921 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.847    65.768    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X83Y83         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/C
                         clock pessimism              0.000    65.768    
                         clock uncertainty            0.404    66.172    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.075    66.247    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg
  -------------------------------------------------------------------
                         required time                        -66.247    
                         arrival time                          66.513    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
From Clock:  T0
  To Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -3.016ns,  Total Violation       -5.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.016ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@65.121ns - T0 fall@65.000ns)
  Data Path Delay:        4.208ns  (logic 1.525ns (36.231%)  route 2.684ns (63.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 66.659 - 65.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)        65.000    65.000 f  
    Y18                                               0.000    65.000 f  T0 (IN)
                         net (fo=0)                   0.000    65.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525    66.525 f  T0_IBUF_inst/O
                         net (fo=16, routed)          2.684    69.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y77         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     65.121    65.121 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    65.121 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    66.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    63.313 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    65.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    65.124 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.535    66.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/C
                         clock pessimism              0.000    66.659    
                         clock uncertainty           -0.404    66.255    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)       -0.062    66.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                         66.193    
                         arrival time                         -69.208    
  -------------------------------------------------------------------
                         slack                                 -3.016    

Slack (VIOLATED) :        -2.901ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@15.121ns - T0 fall@15.000ns)
  Data Path Delay:        4.114ns  (logic 1.525ns (37.063%)  route 2.589ns (62.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 16.661 - 15.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)        15.000    15.000 f  
    Y18                                               0.000    15.000 f  T0 (IN)
                         net (fo=0)                   0.000    15.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525    16.525 f  T0_IBUF_inst/O
                         net (fo=16, routed)          2.589    19.114    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y78         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     15.121    15.121 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.121 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    16.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    13.313 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    15.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    15.124 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.537    16.661    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    16.661    
                         clock uncertainty           -0.404    16.257    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)       -0.044    16.213    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -19.114    
  -------------------------------------------------------------------
                         slack                                 -2.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@69.960ns - T0 rise@70.000ns)
  Data Path Delay:        1.518ns  (logic 0.292ns (19.238%)  route 1.226ns (80.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 70.804 - 69.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)        70.000    70.000 r  
    Y18                                               0.000    70.000 r  T0 (IN)
                         net (fo=0)                   0.000    70.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292    70.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          1.226    71.518    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     69.960    69.960 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    69.960 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    70.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    69.341 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    69.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    69.962 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.842    70.804    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y78         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    70.804    
                         clock uncertainty            0.404    71.208    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.082    71.290    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                        -71.290    
                         arrival time                          71.518    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@19.960ns - T0 rise@20.000ns)
  Data Path Delay:        1.527ns  (logic 0.292ns (19.132%)  route 1.235ns (80.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 20.803 - 19.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)        20.000    20.000 r  
    Y18                                               0.000    20.000 r  T0 (IN)
                         net (fo=0)                   0.000    20.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292    20.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          1.235    21.527    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     19.960    19.960 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.960 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    20.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    19.341 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    19.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    19.962 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.841    20.803    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X83Y77         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/C
                         clock pessimism              0.000    20.803    
                         clock uncertainty            0.404    21.207    
    SLICE_X83Y77         FDRE (Hold_fdre_C_D)         0.071    21.278    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                        -21.278    
                         arrival time                          21.527    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  T1
  To Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.917ns,  Total Violation       -5.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.917ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@65.121ns - T1 fall@65.000ns)
  Data Path Delay:        4.087ns  (logic 1.600ns (39.151%)  route 2.487ns (60.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 66.668 - 65.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)        65.000    65.000 f  
    W14                                               0.000    65.000 f  T1 (IN)
                         net (fo=0)                   0.000    65.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600    66.600 f  T1_IBUF_inst/O
                         net (fo=16, routed)          2.487    69.087    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y85         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     65.121    65.121 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    65.121 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    66.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    63.313 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    65.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    65.124 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.544    66.668    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/C
                         clock pessimism              0.000    66.668    
                         clock uncertainty           -0.404    66.264    
    SLICE_X83Y85         FDRE (Setup_fdre_C_D)       -0.093    66.171    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                         66.171    
                         arrival time                         -69.087    
  -------------------------------------------------------------------
                         slack                                 -2.917    

Slack (VIOLATED) :        -2.897ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@15.121ns - T1 fall@15.000ns)
  Data Path Delay:        4.071ns  (logic 1.600ns (39.308%)  route 2.471ns (60.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.667 - 15.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)        15.000    15.000 f  
    W14                                               0.000    15.000 f  T1 (IN)
                         net (fo=0)                   0.000    15.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600    16.600 f  T1_IBUF_inst/O
                         net (fo=16, routed)          2.471    19.071    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     15.121    15.121 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.121 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    16.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    13.313 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    15.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    15.124 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.543    16.667    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.404    16.263    
    SLICE_X83Y84         FDRE (Setup_fdre_C_D)       -0.089    16.174    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                         16.174    
                         arrival time                         -19.071    
  -------------------------------------------------------------------
                         slack                                 -2.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@19.960ns - T1 rise@20.000ns)
  Data Path Delay:        1.498ns  (logic 0.367ns (24.490%)  route 1.131ns (75.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 20.811 - 19.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)        20.000    20.000 r  
    W14                                               0.000    20.000 r  T1 (IN)
                         net (fo=0)                   0.000    20.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367    20.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          1.131    21.498    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     19.960    19.960 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.960 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    20.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    19.341 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    19.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    19.962 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.849    20.811    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/C
                         clock pessimism              0.000    20.811    
                         clock uncertainty            0.404    21.215    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.047    21.262    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                        -21.262    
                         arrival time                          21.498    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@69.960ns - T1 rise@70.000ns)
  Data Path Delay:        1.513ns  (logic 0.367ns (24.236%)  route 1.147ns (75.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 70.810 - 69.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)        70.000    70.000 r  
    W14                                               0.000    70.000 r  T1 (IN)
                         net (fo=0)                   0.000    70.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367    70.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          1.147    71.513    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     69.960    69.960 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    69.960 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    70.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    69.341 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    69.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    69.962 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.848    70.810    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    70.810    
                         clock uncertainty            0.404    71.214    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.054    71.268    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                        -71.268    
                         arrival time                          71.513    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  T2
  To Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.877ns,  Total Violation       -5.667ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@65.121ns - T2 fall@65.000ns)
  Data Path Delay:        4.101ns  (logic 1.589ns (38.745%)  route 2.512ns (61.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 66.668 - 65.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)        65.000    65.000 f  
    Y14                                               0.000    65.000 f  T2 (IN)
                         net (fo=0)                   0.000    65.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589    66.589 f  T2_IBUF_inst/O
                         net (fo=16, routed)          2.512    69.100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y85         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     65.121    65.121 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    65.121 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    66.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    63.313 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    65.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    65.124 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.544    66.668    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/C
                         clock pessimism              0.000    66.668    
                         clock uncertainty           -0.404    66.264    
    SLICE_X83Y85         FDRE (Setup_fdre_C_D)       -0.040    66.224    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                         66.224    
                         arrival time                         -69.101    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.790ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@15.121ns - T2 fall@15.000ns)
  Data Path Delay:        4.009ns  (logic 1.589ns (39.633%)  route 2.420ns (60.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.667 - 15.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)        15.000    15.000 f  
    Y14                                               0.000    15.000 f  T2 (IN)
                         net (fo=0)                   0.000    15.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589    16.589 f  T2_IBUF_inst/O
                         net (fo=16, routed)          2.420    19.009    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     15.121    15.121 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.121 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    16.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    13.313 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    15.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    15.124 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.543    16.667    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.404    16.263    
    SLICE_X83Y84         FDRE (Setup_fdre_C_D)       -0.044    16.219    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                         -19.009    
  -------------------------------------------------------------------
                         slack                                 -2.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@69.960ns - T2 rise@70.000ns)
  Data Path Delay:        1.443ns  (logic 0.356ns (24.630%)  route 1.088ns (75.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 70.810 - 69.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)        70.000    70.000 r  
    Y14                                               0.000    70.000 r  T2 (IN)
                         net (fo=0)                   0.000    70.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356    70.356 r  T2_IBUF_inst/O
                         net (fo=16, routed)          1.088    71.443    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     69.960    69.960 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    69.960 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    70.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    69.341 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    69.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    69.962 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.848    70.810    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    70.810    
                         clock uncertainty            0.404    71.214    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.082    71.296    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                        -71.296    
                         arrival time                          71.443    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@19.960ns - T2 rise@20.000ns)
  Data Path Delay:        1.498ns  (logic 0.356ns (23.729%)  route 1.143ns (76.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 20.811 - 19.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)        20.000    20.000 r  
    Y14                                               0.000    20.000 r  T2 (IN)
                         net (fo=0)                   0.000    20.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356    20.356 r  T2_IBUF_inst/O
                         net (fo=16, routed)          1.143    21.498    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     19.960    19.960 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.960 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    20.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    19.341 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    19.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    19.962 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.849    20.811    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/C
                         clock pessimism              0.000    20.811    
                         clock uncertainty            0.404    21.215    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.078    21.293    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                        -21.293    
                         arrival time                          21.498    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  T3
  To Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.753ns,  Total Violation       -5.462ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.753ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@65.121ns - T3 fall@65.000ns)
  Data Path Delay:        3.954ns  (logic 1.550ns (39.194%)  route 2.404ns (60.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 66.668 - 65.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)        65.000    65.000 f  
    T11                                               0.000    65.000 f  T3 (IN)
                         net (fo=0)                   0.000    65.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550    66.550 f  T3_IBUF_inst/O
                         net (fo=16, routed)          2.404    68.954    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y85         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     65.121    65.121 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    65.121 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    66.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    63.313 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    65.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    65.124 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.544    66.668    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/C
                         clock pessimism              0.000    66.668    
                         clock uncertainty           -0.404    66.264    
    SLICE_X83Y85         FDRE (Setup_fdre_C_D)       -0.062    66.202    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                         66.202    
                         arrival time                         -68.954    
  -------------------------------------------------------------------
                         slack                                 -2.753    

Slack (VIOLATED) :        -2.710ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@15.121ns - T3 fall@15.000ns)
  Data Path Delay:        3.935ns  (logic 1.550ns (39.382%)  route 2.385ns (60.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.667 - 15.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)        15.000    15.000 f  
    T11                                               0.000    15.000 f  T3 (IN)
                         net (fo=0)                   0.000    15.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550    16.550 f  T3_IBUF_inst/O
                         net (fo=16, routed)          2.385    18.935    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     15.121    15.121 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.121 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    16.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    13.313 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    15.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    15.124 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.543    16.667    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.404    16.263    
    SLICE_X83Y84         FDRE (Setup_fdre_C_D)       -0.037    16.226    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                         16.226    
                         arrival time                         -18.935    
  -------------------------------------------------------------------
                         slack                                 -2.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@69.960ns - T3 rise@70.000ns)
  Data Path Delay:        1.507ns  (logic 0.317ns (21.024%)  route 1.190ns (78.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 70.810 - 69.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)        70.000    70.000 r  
    T11                                               0.000    70.000 r  T3 (IN)
                         net (fo=0)                   0.000    70.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317    70.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          1.190    71.507    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     69.960    69.960 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    69.960 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    70.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    69.341 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    69.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    69.962 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.848    70.810    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    70.810    
                         clock uncertainty            0.404    71.214    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.085    71.299    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                        -71.299    
                         arrival time                          71.507    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@19.960ns - T3 rise@20.000ns)
  Data Path Delay:        1.527ns  (logic 0.317ns (20.750%)  route 1.210ns (79.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 20.811 - 19.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)        20.000    20.000 r  
    T11                                               0.000    20.000 r  T3 (IN)
                         net (fo=0)                   0.000    20.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317    20.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          1.210    21.527    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     19.960    19.960 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.960 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    20.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    19.341 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    19.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    19.962 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.849    20.811    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/C
                         clock pessimism              0.000    20.811    
                         clock uncertainty            0.404    21.215    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.071    21.286    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                        -21.286    
                         arrival time                          21.527    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
From Clock:  T4
  To Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.940ns,  Total Violation       -5.709ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.940ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@65.121ns - T4 fall@65.000ns)
  Data Path Delay:        4.157ns  (logic 1.543ns (37.127%)  route 2.613ns (62.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 66.668 - 65.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 65.000 - 65.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)        65.000    65.000 f  
    T10                                               0.000    65.000 f  T4 (IN)
                         net (fo=0)                   0.000    65.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543    66.543 f  T4_IBUF_inst/O
                         net (fo=16, routed)          2.613    69.157    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y85         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     65.121    65.121 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    65.121 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    66.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    63.313 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    65.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    65.124 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.544    66.668    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/C
                         clock pessimism              0.000    66.668    
                         clock uncertainty           -0.404    66.264    
    SLICE_X83Y85         FDRE (Setup_fdre_C_D)       -0.047    66.217    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                         66.217    
                         arrival time                         -69.157    
  -------------------------------------------------------------------
                         slack                                 -2.940    

Slack (VIOLATED) :        -2.769ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.121ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@15.121ns - T4 fall@15.000ns)
  Data Path Delay:        3.972ns  (logic 1.543ns (38.849%)  route 2.429ns (61.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.667 - 15.121 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)        15.000    15.000 f  
    T10                                               0.000    15.000 f  T4 (IN)
                         net (fo=0)                   0.000    15.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543    16.543 f  T4_IBUF_inst/O
                         net (fo=16, routed)          2.429    18.972    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     15.121    15.121 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.121 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    16.755    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.442    13.313 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.720    15.033    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    15.124 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          1.543    16.667    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.404    16.263    
    SLICE_X83Y84         FDRE (Setup_fdre_C_D)       -0.059    16.204    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                         16.204    
                         arrival time                         -18.972    
  -------------------------------------------------------------------
                         slack                                 -2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@19.960ns - T4 rise@20.000ns)
  Data Path Delay:        1.494ns  (logic 0.310ns (20.781%)  route 1.183ns (79.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 20.811 - 19.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)        20.000    20.000 r  
    T10                                               0.000    20.000 r  T4 (IN)
                         net (fo=0)                   0.000    20.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310    20.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          1.183    21.494    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     19.960    19.960 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.960 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    20.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    19.341 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    19.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    19.962 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.849    20.811    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/C
                         clock pessimism              0.000    20.811    
                         clock uncertainty            0.404    21.215    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.075    21.290    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg
  -------------------------------------------------------------------
                         required time                        -21.290    
                         arrival time                          21.494    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out4_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.040ns  (clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@69.960ns - T4 rise@70.000ns)
  Data Path Delay:        1.528ns  (logic 0.310ns (20.322%)  route 1.217ns (79.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 70.810 - 69.960 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)        70.000    70.000 r  
    T10                                               0.000    70.000 r  T4 (IN)
                         net (fo=0)                   0.000    70.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310    70.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          1.217    71.528    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     69.960    69.960 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    69.960 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    70.829    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.488    69.341 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    69.933    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    69.962 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=20, routed)          0.848    70.810    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X83Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    70.810    
                         clock uncertainty            0.404    71.214    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.078    71.292    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg
  -------------------------------------------------------------------
                         required time                        -71.292    
                         arrival time                          71.528    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  T0
  To Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.999ns,  Total Violation       -5.972ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@20.161ns - T0 rise@20.000ns)
  Data Path Delay:        4.277ns  (logic 1.525ns (35.650%)  route 2.752ns (64.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.698 - 20.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)        20.000    20.000 r  
    Y18                                               0.000    20.000 r  T0 (IN)
                         net (fo=0)                   0.000    20.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525    21.525 r  T0_IBUF_inst/O
                         net (fo=16, routed)          2.752    24.277    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     20.161    20.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    21.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    18.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    20.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.534    21.698    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/C
                         clock pessimism              0.000    21.698    
                         clock uncertainty           -0.404    21.294    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)       -0.016    21.278    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                         21.278    
                         arrival time                         -24.277    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.973ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@70.161ns - T0 rise@70.000ns)
  Data Path Delay:        4.257ns  (logic 1.525ns (35.817%)  route 2.732ns (64.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 71.696 - 70.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)        70.000    70.000 r  
    Y18                                               0.000    70.000 r  T0 (IN)
                         net (fo=0)                   0.000    70.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525    71.525 r  T0_IBUF_inst/O
                         net (fo=16, routed)          2.732    74.257    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     70.161    70.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    70.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    71.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    68.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    70.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    70.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.532    71.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    71.696    
                         clock uncertainty           -0.404    71.292    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)       -0.008    71.284    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                         71.284    
                         arrival time                         -74.257    
  -------------------------------------------------------------------
                         slack                                 -2.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@75.000ns - T0 fall@75.000ns)
  Data Path Delay:        1.530ns  (logic 0.292ns (19.087%)  route 1.238ns (80.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 75.841 - 75.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 75.000 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)        75.000    75.000 f  
    Y18                                               0.000    75.000 f  T0 (IN)
                         net (fo=0)                   0.000    75.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292    75.292 f  T0_IBUF_inst/O
                         net (fo=16, routed)          1.238    76.530    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X82Y76         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    75.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    75.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    74.381 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    74.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    75.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.839    75.841    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/C
                         clock pessimism              0.000    75.841    
                         clock uncertainty            0.404    76.245    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.060    76.305    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                        -76.305    
                         arrival time                          76.530    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@25.000ns - T0 fall@25.000ns)
  Data Path Delay:        1.577ns  (logic 0.292ns (18.518%)  route 1.285ns (81.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 25.840 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)        25.000    25.000 f  
    Y18                                               0.000    25.000 f  T0 (IN)
                         net (fo=0)                   0.000    25.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292    25.292 f  T0_IBUF_inst/O
                         net (fo=16, routed)          1.285    26.577    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X82Y75         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    25.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    24.381 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    24.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    25.002 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.838    25.840    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X82Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.840    
                         clock uncertainty            0.404    26.244    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.068    26.312    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                        -26.312    
                         arrival time                          26.577    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
From Clock:  T1
  To Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.917ns,  Total Violation       -5.724ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.917ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@20.161ns - T1 rise@20.000ns)
  Data Path Delay:        4.171ns  (logic 1.600ns (38.363%)  route 2.571ns (61.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.705 - 20.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)        20.000    20.000 r  
    W14                                               0.000    20.000 r  T1 (IN)
                         net (fo=0)                   0.000    20.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600    21.600 r  T1_IBUF_inst/O
                         net (fo=16, routed)          2.571    24.171    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     20.161    20.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    21.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    18.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    20.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.541    21.705    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/C
                         clock pessimism              0.000    21.705    
                         clock uncertainty           -0.404    21.301    
    SLICE_X83Y82         FDRE (Setup_fdre_C_D)       -0.047    21.254    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                         21.254    
                         arrival time                         -24.171    
  -------------------------------------------------------------------
                         slack                                 -2.917    

Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@70.161ns - T1 rise@70.000ns)
  Data Path Delay:        4.102ns  (logic 1.600ns (39.006%)  route 2.502ns (60.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 71.708 - 70.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)        70.000    70.000 r  
    W14                                               0.000    70.000 r  T1 (IN)
                         net (fo=0)                   0.000    70.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600    71.600 r  T1_IBUF_inst/O
                         net (fo=16, routed)          2.502    74.102    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     70.161    70.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    70.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    71.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    68.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    70.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    70.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.544    71.708    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    71.708    
                         clock uncertainty           -0.404    71.304    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)       -0.008    71.296    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                         71.296    
                         arrival time                         -74.102    
  -------------------------------------------------------------------
                         slack                                 -2.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@25.000ns - T1 fall@25.000ns)
  Data Path Delay:        1.492ns  (logic 0.367ns (24.585%)  route 1.125ns (75.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 25.851 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)        25.000    25.000 f  
    W14                                               0.000    25.000 f  T1 (IN)
                         net (fo=0)                   0.000    25.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367    25.367 f  T1_IBUF_inst/O
                         net (fo=16, routed)          1.125    26.492    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X82Y85         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    25.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    24.381 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    24.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    25.002 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.849    25.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.851    
                         clock uncertainty            0.404    26.255    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.068    26.323    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                        -26.323    
                         arrival time                          26.492    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@75.000ns - T1 fall@75.000ns)
  Data Path Delay:        1.520ns  (logic 0.367ns (24.136%)  route 1.153ns (75.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 75.848 - 75.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 75.000 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)        75.000    75.000 f  
    W14                                               0.000    75.000 f  T1 (IN)
                         net (fo=0)                   0.000    75.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367    75.367 f  T1_IBUF_inst/O
                         net (fo=16, routed)          1.153    76.520    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y82         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    75.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    75.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    74.381 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    74.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    75.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.846    75.848    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/C
                         clock pessimism              0.000    75.848    
                         clock uncertainty            0.404    76.252    
    SLICE_X83Y82         FDRE (Hold_fdre_C_D)         0.075    76.327    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                        -76.327    
                         arrival time                          76.520    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  T2
  To Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.986ns,  Total Violation       -5.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.986ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@20.161ns - T2 rise@20.000ns)
  Data Path Delay:        4.244ns  (logic 1.589ns (37.434%)  route 2.655ns (62.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.705 - 20.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)        20.000    20.000 r  
    Y14                                               0.000    20.000 r  T2 (IN)
                         net (fo=0)                   0.000    20.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589    21.589 r  T2_IBUF_inst/O
                         net (fo=16, routed)          2.655    24.244    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     20.161    20.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    21.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    18.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    20.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.541    21.705    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/C
                         clock pessimism              0.000    21.705    
                         clock uncertainty           -0.404    21.301    
    SLICE_X83Y82         FDRE (Setup_fdre_C_D)       -0.043    21.258    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                         21.258    
                         arrival time                         -24.244    
  -------------------------------------------------------------------
                         slack                                 -2.986    

Slack (VIOLATED) :        -2.981ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@70.161ns - T2 rise@70.000ns)
  Data Path Delay:        4.274ns  (logic 1.589ns (37.170%)  route 2.686ns (62.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 71.708 - 70.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)        70.000    70.000 r  
    Y14                                               0.000    70.000 r  T2 (IN)
                         net (fo=0)                   0.000    70.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589    71.589 r  T2_IBUF_inst/O
                         net (fo=16, routed)          2.686    74.274    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     70.161    70.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    70.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    71.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    68.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    70.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    70.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.544    71.708    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    71.708    
                         clock uncertainty           -0.404    71.304    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)       -0.011    71.293    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                         71.293    
                         arrival time                         -74.274    
  -------------------------------------------------------------------
                         slack                                 -2.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@75.000ns - T2 fall@75.000ns)
  Data Path Delay:        1.513ns  (logic 0.356ns (23.499%)  route 1.157ns (76.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 75.848 - 75.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 75.000 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)        75.000    75.000 f  
    Y14                                               0.000    75.000 f  T2 (IN)
                         net (fo=0)                   0.000    75.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356    75.356 f  T2_IBUF_inst/O
                         net (fo=16, routed)          1.157    76.513    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y82         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    75.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    75.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    74.381 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    74.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    75.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.846    75.848    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/C
                         clock pessimism              0.000    75.848    
                         clock uncertainty            0.404    76.252    
    SLICE_X83Y82         FDRE (Hold_fdre_C_D)         0.076    76.328    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                        -76.328    
                         arrival time                          76.513    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@25.000ns - T2 fall@25.000ns)
  Data Path Delay:        1.544ns  (logic 0.356ns (23.025%)  route 1.189ns (76.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 25.851 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)        25.000    25.000 f  
    Y14                                               0.000    25.000 f  T2 (IN)
                         net (fo=0)                   0.000    25.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356    25.356 f  T2_IBUF_inst/O
                         net (fo=16, routed)          1.189    26.544    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X82Y85         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    25.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    24.381 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    24.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    25.002 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.849    25.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.851    
                         clock uncertainty            0.404    26.255    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.064    26.319    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                        -26.319    
                         arrival time                          26.544    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  T3
  To Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -3.070ns,  Total Violation       -5.731ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.070ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@20.161ns - T3 rise@20.000ns)
  Data Path Delay:        4.328ns  (logic 1.550ns (35.811%)  route 2.778ns (64.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 21.702 - 20.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)        20.000    20.000 r  
    T11                                               0.000    20.000 r  T3 (IN)
                         net (fo=0)                   0.000    20.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550    21.550 r  T3_IBUF_inst/O
                         net (fo=16, routed)          2.778    24.328    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     20.161    20.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    21.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    18.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    20.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.538    21.702    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X83Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/C
                         clock pessimism              0.000    21.702    
                         clock uncertainty           -0.404    21.298    
    SLICE_X83Y80         FDRE (Setup_fdre_C_D)       -0.040    21.258    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                         21.258    
                         arrival time                         -24.328    
  -------------------------------------------------------------------
                         slack                                 -3.070    

Slack (VIOLATED) :        -2.661ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@70.161ns - T3 rise@70.000ns)
  Data Path Delay:        3.925ns  (logic 1.550ns (39.483%)  route 2.375ns (60.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 71.708 - 70.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)        70.000    70.000 r  
    T11                                               0.000    70.000 r  T3 (IN)
                         net (fo=0)                   0.000    70.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550    71.550 r  T3_IBUF_inst/O
                         net (fo=16, routed)          2.375    73.925    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     70.161    70.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    70.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    71.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    68.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    70.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    70.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.544    71.708    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    71.708    
                         clock uncertainty           -0.404    71.304    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)       -0.040    71.264    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                         71.264    
                         arrival time                         -73.925    
  -------------------------------------------------------------------
                         slack                                 -2.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@25.000ns - T3 fall@25.000ns)
  Data Path Delay:        1.525ns  (logic 0.317ns (20.778%)  route 1.208ns (79.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 25.851 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)        25.000    25.000 f  
    T11                                               0.000    25.000 f  T3 (IN)
                         net (fo=0)                   0.000    25.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317    25.317 f  T3_IBUF_inst/O
                         net (fo=16, routed)          1.208    26.525    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X82Y85         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    25.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    24.381 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    24.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    25.002 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.849    25.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.851    
                         clock uncertainty            0.404    26.255    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.080    26.335    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                        -26.335    
                         arrival time                          26.525    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@75.000ns - T3 fall@75.000ns)
  Data Path Delay:        1.551ns  (logic 0.317ns (20.435%)  route 1.234ns (79.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 75.846 - 75.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 75.000 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)        75.000    75.000 f  
    T11                                               0.000    75.000 f  T3 (IN)
                         net (fo=0)                   0.000    75.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317    75.317 f  T3_IBUF_inst/O
                         net (fo=16, routed)          1.234    76.551    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y80         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    75.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    75.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    74.381 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    74.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    75.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.844    75.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X83Y80         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/C
                         clock pessimism              0.000    75.846    
                         clock uncertainty            0.404    76.250    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.078    76.328    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                        -76.328    
                         arrival time                          76.551    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  T4
  To Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.885ns,  Total Violation       -5.746ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.885ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@20.161ns - T4 rise@20.000ns)
  Data Path Delay:        4.146ns  (logic 1.543ns (37.224%)  route 2.603ns (62.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.705 - 20.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)        20.000    20.000 r  
    T10                                               0.000    20.000 r  T4 (IN)
                         net (fo=0)                   0.000    20.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543    21.543 r  T4_IBUF_inst/O
                         net (fo=16, routed)          2.603    24.146    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     20.161    20.161 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.161 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    21.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    18.353 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    20.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.164 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.541    21.705    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/C
                         clock pessimism              0.000    21.705    
                         clock uncertainty           -0.404    21.301    
    SLICE_X83Y82         FDRE (Setup_fdre_C_D)       -0.040    21.261    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                         21.261    
                         arrival time                         -24.146    
  -------------------------------------------------------------------
                         slack                                 -2.885    

Slack (VIOLATED) :        -2.861ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.161ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@70.161ns - T4 rise@70.000ns)
  Data Path Delay:        4.157ns  (logic 1.543ns (37.127%)  route 2.613ns (62.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 71.708 - 70.161 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 70.000 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)        70.000    70.000 r  
    T10                                               0.000    70.000 r  T4 (IN)
                         net (fo=0)                   0.000    70.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543    71.543 r  T4_IBUF_inst/O
                         net (fo=16, routed)          2.613    74.157    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     70.161    70.161 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    70.161 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        1.634    71.796    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -3.442    68.353 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.720    70.073    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    70.164 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.544    71.708    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    71.708    
                         clock uncertainty           -0.404    71.304    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)       -0.008    71.296    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                         71.296    
                         arrival time                         -74.157    
  -------------------------------------------------------------------
                         slack                                 -2.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@25.000ns - T4 fall@25.000ns)
  Data Path Delay:        1.494ns  (logic 0.310ns (20.781%)  route 1.183ns (79.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 25.851 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)        25.000    25.000 f  
    T10                                               0.000    25.000 f  T4 (IN)
                         net (fo=0)                   0.000    25.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310    25.310 f  T4_IBUF_inst/O
                         net (fo=16, routed)          1.183    26.494    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X82Y85         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    25.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    24.381 f  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    24.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    25.002 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.849    25.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X82Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.851    
                         clock uncertainty            0.404    26.255    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.068    26.323    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg
  -------------------------------------------------------------------
                         required time                        -26.323    
                         arrival time                          26.494    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.806ns fall@2.419ns period=3.226ns})
  Path Group:             clk_out5_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@75.000ns - T4 fall@75.000ns)
  Data Path Delay:        1.550ns  (logic 0.310ns (20.028%)  route 1.240ns (79.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 75.848 - 75.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 75.000 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.314ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)        75.000    75.000 f  
    T10                                               0.000    75.000 f  T4 (IN)
                         net (fo=0)                   0.000    75.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310    75.310 f  T4_IBUF_inst/O
                         net (fo=16, routed)          1.240    76.550    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y82         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    75.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3130, routed)        0.869    75.869    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -1.488    74.381 r  SCS_TT_TEST_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.592    74.973    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    75.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.846    75.848    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X83Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/C
                         clock pessimism              0.000    75.848    
                         clock uncertainty            0.404    76.252    
    SLICE_X83Y82         FDRE (Hold_fdre_C_D)         0.078    76.330    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg
  -------------------------------------------------------------------
                         required time                        -76.330    
                         arrival time                          76.550    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  T0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.545ns,  Total Violation       -4.922ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2110.006ns - T0 rise@2110.000ns)
  Data Path Delay:        3.886ns  (logic 1.525ns (39.239%)  route 2.361ns (60.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 2111.540 - 2110.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2110.000 - 2110.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)      2110.000  2110.000 r  
    Y18                                               0.000  2110.000 r  T0 (IN)
                         net (fo=0)                   0.000  2110.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525  2111.525 r  T0_IBUF_inst/O
                         net (fo=16, routed)          2.361  2113.886    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2110.006  2110.006 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2110.006 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2111.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2108.190 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2109.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2110.006 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.534  2111.540    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/C
                         clock pessimism              0.000  2111.540    
                         clock uncertainty           -0.159  2111.380    
    SLICE_X83Y76         FDRE (Setup_fdre_C_D)       -0.040  2111.340    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                       2111.340    
                         arrival time                       -2113.885    
  -------------------------------------------------------------------
                         slack                                 -2.545    

Slack (VIOLATED) :        -2.377ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@2060.003ns - T0 rise@2060.000ns)
  Data Path Delay:        3.708ns  (logic 1.525ns (41.119%)  route 2.183ns (58.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 2061.534 - 2060.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2060.000 - 2060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)      2060.000  2060.000 r  
    Y18                                               0.000  2060.000 r  T0 (IN)
                         net (fo=0)                   0.000  2060.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525  2061.525 r  T0_IBUF_inst/O
                         net (fo=16, routed)          2.183  2063.708    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   2060.003  2060.003 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  2060.003 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2061.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2058.187 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2059.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2060.003 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.532  2061.534    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  2061.534    
                         clock uncertainty           -0.159  2061.375    
    SLICE_X83Y75         FDRE (Setup_fdre_C_D)       -0.044  2061.331    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                       2061.331    
                         arrival time                       -2063.708    
  -------------------------------------------------------------------
                         slack                                 -2.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1959.997ns - T0 rise@1960.000ns)
  Data Path Delay:        1.338ns  (logic 0.292ns (21.824%)  route 1.046ns (78.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 1960.835 - 1959.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1960.000 - 1960.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)      1960.000  1960.000 r  
    Y18                                               0.000  1960.000 r  T0 (IN)
                         net (fo=0)                   0.000  1960.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292  1960.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          1.046  1961.338    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1959.997  1959.997 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1959.997 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1960.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  1959.392 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  1959.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  1959.997 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.838  1960.835    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1960.835    
                         clock uncertainty            0.159  1960.994    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)         0.082  1961.076    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                      -1961.076    
                         arrival time                        1961.338    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2010.000ns - T0 rise@2010.000ns)
  Data Path Delay:        1.422ns  (logic 0.292ns (20.539%)  route 1.130ns (79.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 2010.839 - 2010.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2010.000 - 2010.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)      2010.000  2010.000 r  
    Y18                                               0.000  2010.000 r  T0 (IN)
                         net (fo=0)                   0.000  2010.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292  2010.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          1.130  2011.422    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2010.000  2010.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2010.000 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  2010.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  2009.395 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  2009.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2010.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.839  2010.839    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X83Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/C
                         clock pessimism              0.000  2010.839    
                         clock uncertainty            0.159  2010.998    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.078  2011.076    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                      -2011.076    
                         arrival time                        2011.422    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
From Clock:  T1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.642ns,  Total Violation       -4.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@2060.003ns - T1 rise@2060.000ns)
  Data Path Delay:        3.987ns  (logic 1.600ns (40.133%)  route 2.387ns (59.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 2061.544 - 2060.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2060.000 - 2060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)      2060.000  2060.000 r  
    W14                                               0.000  2060.000 r  T1 (IN)
                         net (fo=0)                   0.000  2060.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600  2061.600 r  T1_IBUF_inst/O
                         net (fo=16, routed)          2.387  2063.987    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   2060.003  2060.003 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  2060.003 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2061.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2058.187 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2059.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2060.003 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.542  2061.544    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  2061.544    
                         clock uncertainty           -0.159  2061.385    
    SLICE_X80Y84         FDRE (Setup_fdre_C_D)       -0.040  2061.345    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                       2061.345    
                         arrival time                       -2063.987    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.207ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2110.006ns - T1 rise@2110.000ns)
  Data Path Delay:        3.551ns  (logic 1.600ns (45.062%)  route 1.951ns (54.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 2111.547 - 2110.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2110.000 - 2110.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)      2110.000  2110.000 r  
    W14                                               0.000  2110.000 r  T1 (IN)
                         net (fo=0)                   0.000  2110.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600  2111.600 r  T1_IBUF_inst/O
                         net (fo=16, routed)          1.951  2113.551    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2110.006  2110.006 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2110.006 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2111.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2108.190 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2109.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2110.006 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.541  2111.547    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/C
                         clock pessimism              0.000  2111.547    
                         clock uncertainty           -0.159  2111.387    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.043  2111.344    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                       2111.344    
                         arrival time                       -2113.551    
  -------------------------------------------------------------------
                         slack                                 -2.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2010.000ns - T1 rise@2010.000ns)
  Data Path Delay:        1.225ns  (logic 0.367ns (29.951%)  route 0.858ns (70.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 2010.846 - 2010.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2010.000 - 2010.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)      2010.000  2010.000 r  
    W14                                               0.000  2010.000 r  T1 (IN)
                         net (fo=0)                   0.000  2010.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367  2010.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          0.858  2011.224    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2010.000  2010.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2010.000 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  2010.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  2009.395 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  2009.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2010.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.846  2010.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/C
                         clock pessimism              0.000  2010.846    
                         clock uncertainty            0.159  2011.005    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.076  2011.081    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                      -2011.081    
                         arrival time                        2011.224    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1959.997ns - T1 rise@1960.000ns)
  Data Path Delay:        1.472ns  (logic 0.367ns (24.922%)  route 1.105ns (75.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1960.845 - 1959.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1960.000 - 1960.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)      1960.000  1960.000 r  
    W14                                               0.000  1960.000 r  T1 (IN)
                         net (fo=0)                   0.000  1960.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367  1960.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          1.105  1961.472    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1959.997  1959.997 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1959.997 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1960.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  1959.392 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  1959.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  1959.997 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.848  1960.845    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1960.845    
                         clock uncertainty            0.159  1961.004    
    SLICE_X80Y84         FDRE (Hold_fdre_C_D)         0.083  1961.087    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                      -1961.087    
                         arrival time                        1961.472    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
From Clock:  T2
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.386ns,  Total Violation       -4.711ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.386ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2110.006ns - T2 rise@2110.000ns)
  Data Path Delay:        3.760ns  (logic 1.589ns (42.254%)  route 2.171ns (57.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 2111.547 - 2110.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2110.000 - 2110.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)      2110.000  2110.000 r  
    Y14                                               0.000  2110.000 r  T2 (IN)
                         net (fo=0)                   0.000  2110.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589  2111.589 r  T2_IBUF_inst/O
                         net (fo=16, routed)          2.171  2113.760    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2110.006  2110.006 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2110.006 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2111.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2108.190 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2109.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2110.006 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.541  2111.547    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/C
                         clock pessimism              0.000  2111.547    
                         clock uncertainty           -0.159  2111.387    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.013  2111.375    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                       2111.374    
                         arrival time                       -2113.760    
  -------------------------------------------------------------------
                         slack                                 -2.386    

Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@2060.003ns - T2 rise@2060.000ns)
  Data Path Delay:        3.651ns  (logic 1.589ns (43.510%)  route 2.063ns (56.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 2061.544 - 2060.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2060.000 - 2060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)      2060.000  2060.000 r  
    Y14                                               0.000  2060.000 r  T2 (IN)
                         net (fo=0)                   0.000  2060.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589  2061.589 r  T2_IBUF_inst/O
                         net (fo=16, routed)          2.063  2063.652    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   2060.003  2060.003 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  2060.003 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2061.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2058.187 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2059.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2060.003 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.542  2061.544    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  2061.544    
                         clock uncertainty           -0.159  2061.385    
    SLICE_X80Y84         FDRE (Setup_fdre_C_D)       -0.059  2061.326    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                       2061.326    
                         arrival time                       -2063.651    
  -------------------------------------------------------------------
                         slack                                 -2.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1959.997ns - T2 rise@1960.000ns)
  Data Path Delay:        1.309ns  (logic 0.356ns (27.155%)  route 0.954ns (72.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1960.845 - 1959.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1960.000 - 1960.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)      1960.000  1960.000 r  
    Y14                                               0.000  1960.000 r  T2 (IN)
                         net (fo=0)                   0.000  1960.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356  1960.355 r  T2_IBUF_inst/O
                         net (fo=16, routed)          0.954  1961.309    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1959.997  1959.997 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1959.997 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1960.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  1959.392 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  1959.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  1959.997 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.848  1960.845    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1960.845    
                         clock uncertainty            0.159  1961.004    
    SLICE_X80Y84         FDRE (Hold_fdre_C_D)         0.078  1961.082    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                      -1961.082    
                         arrival time                        1961.309    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2010.000ns - T2 rise@2010.000ns)
  Data Path Delay:        1.360ns  (logic 0.356ns (26.146%)  route 1.004ns (73.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 2010.846 - 2010.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2010.000 - 2010.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)      2010.000  2010.000 r  
    Y14                                               0.000  2010.000 r  T2 (IN)
                         net (fo=0)                   0.000  2010.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356  2010.355 r  T2_IBUF_inst/O
                         net (fo=16, routed)          1.004  2011.360    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2010.000  2010.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2010.000 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  2010.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  2009.395 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  2009.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2010.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.846  2010.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/C
                         clock pessimism              0.000  2010.846    
                         clock uncertainty            0.159  2011.005    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.064  2011.069    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                      -2011.069    
                         arrival time                        2011.360    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  T3
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.498ns,  Total Violation       -4.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.498ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2110.006ns - T3 rise@2110.000ns)
  Data Path Delay:        3.856ns  (logic 1.550ns (40.195%)  route 2.306ns (59.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 2111.547 - 2110.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2110.000 - 2110.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)      2110.000  2110.000 r  
    T11                                               0.000  2110.000 r  T3 (IN)
                         net (fo=0)                   0.000  2110.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550  2111.550 r  T3_IBUF_inst/O
                         net (fo=16, routed)          2.306  2113.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2110.006  2110.006 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2110.006 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2111.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2108.190 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2109.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2110.006 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.541  2111.547    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/C
                         clock pessimism              0.000  2111.547    
                         clock uncertainty           -0.159  2111.387    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.030  2111.357    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                       2111.357    
                         arrival time                       -2113.855    
  -------------------------------------------------------------------
                         slack                                 -2.498    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@2060.003ns - T3 rise@2060.000ns)
  Data Path Delay:        3.749ns  (logic 1.550ns (41.335%)  route 2.200ns (58.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 2061.544 - 2060.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2060.000 - 2060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)      2060.000  2060.000 r  
    T11                                               0.000  2060.000 r  T3 (IN)
                         net (fo=0)                   0.000  2060.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550  2061.550 r  T3_IBUF_inst/O
                         net (fo=16, routed)          2.200  2063.749    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   2060.003  2060.003 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  2060.003 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2061.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2058.187 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2059.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2060.003 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.542  2061.544    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  2061.544    
                         clock uncertainty           -0.159  2061.385    
    SLICE_X80Y84         FDRE (Setup_fdre_C_D)       -0.044  2061.341    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                       2061.341    
                         arrival time                       -2063.750    
  -------------------------------------------------------------------
                         slack                                 -2.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1959.997ns - T3 rise@1960.000ns)
  Data Path Delay:        1.308ns  (logic 0.317ns (24.220%)  route 0.992ns (75.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1960.845 - 1959.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1960.000 - 1960.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)      1960.000  1960.000 r  
    T11                                               0.000  1960.000 r  T3 (IN)
                         net (fo=0)                   0.000  1960.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317  1960.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          0.992  1961.308    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1959.997  1959.997 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1959.997 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1960.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  1959.392 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  1959.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  1959.997 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.848  1960.845    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1960.845    
                         clock uncertainty            0.159  1961.004    
    SLICE_X80Y84         FDRE (Hold_fdre_C_D)         0.082  1961.086    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                      -1961.086    
                         arrival time                        1961.308    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2010.000ns - T3 rise@2010.000ns)
  Data Path Delay:        1.381ns  (logic 0.317ns (22.952%)  route 1.064ns (77.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 2010.846 - 2010.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2010.000 - 2010.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)      2010.000  2010.000 r  
    T11                                               0.000  2010.000 r  T3 (IN)
                         net (fo=0)                   0.000  2010.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317  2010.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          1.064  2011.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2010.000  2010.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2010.000 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  2010.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  2009.395 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  2009.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2010.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.846  2010.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/C
                         clock pessimism              0.000  2010.846    
                         clock uncertainty            0.159  2011.005    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.053  2011.058    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                      -2011.058    
                         arrival time                        2011.381    
  -------------------------------------------------------------------
                         slack                                  0.323    





---------------------------------------------------------------------------------------------------
From Clock:  T4
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.672ns,  Total Violation       -5.074ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.672ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2110.006ns - T4 rise@2110.000ns)
  Data Path Delay:        4.046ns  (logic 1.543ns (38.140%)  route 2.503ns (61.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 2111.547 - 2110.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2110.000 - 2110.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)      2110.000  2110.000 r  
    T10                                               0.000  2110.000 r  T4 (IN)
                         net (fo=0)                   0.000  2110.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543  2111.543 r  T4_IBUF_inst/O
                         net (fo=16, routed)          2.503  2114.046    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2110.006  2110.006 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2110.006 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2111.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2108.190 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2109.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2110.006 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.541  2111.547    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/C
                         clock pessimism              0.000  2111.547    
                         clock uncertainty           -0.159  2111.387    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.013  2111.375    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                       2111.374    
                         arrival time                       -2114.046    
  -------------------------------------------------------------------
                         slack                                 -2.672    

Slack (VIOLATED) :        -2.402ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@2060.003ns - T4 rise@2060.000ns)
  Data Path Delay:        3.750ns  (logic 1.543ns (41.152%)  route 2.207ns (58.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 2061.544 - 2060.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2060.000 - 2060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)      2060.000  2060.000 r  
    T10                                               0.000  2060.000 r  T4 (IN)
                         net (fo=0)                   0.000  2060.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543  2061.543 r  T4_IBUF_inst/O
                         net (fo=16, routed)          2.207  2063.750    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   2060.003  2060.003 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  2060.003 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  2061.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2058.187 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2059.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  2060.003 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          1.542  2061.544    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  2061.544    
                         clock uncertainty           -0.159  2061.385    
    SLICE_X80Y84         FDRE (Setup_fdre_C_D)       -0.037  2061.348    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                       2061.348    
                         arrival time                       -2063.750    
  -------------------------------------------------------------------
                         slack                                 -2.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1959.997ns - T4 rise@1960.000ns)
  Data Path Delay:        1.322ns  (logic 0.310ns (23.478%)  route 1.012ns (76.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1960.845 - 1959.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1960.000 - 1960.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)      1960.000  1960.000 r  
    T10                                               0.000  1960.000 r  T4 (IN)
                         net (fo=0)                   0.000  1960.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310  1960.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          1.012  1961.322    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1959.997  1959.997 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1959.997 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1960.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  1959.392 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  1959.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  1959.997 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.848  1960.845    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X80Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1960.845    
                         clock uncertainty            0.159  1961.004    
    SLICE_X80Y84         FDRE (Hold_fdre_C_D)         0.085  1961.089    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg
  -------------------------------------------------------------------
                         required time                      -1961.089    
                         arrival time                        1961.322    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.202ns fall@1.815ns period=3.226ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@2010.000ns - T4 rise@2010.000ns)
  Data Path Delay:        1.413ns  (logic 0.310ns (21.963%)  route 1.103ns (78.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 2010.846 - 2010.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2010.000 - 2010.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)      2010.000  2010.000 r  
    T10                                               0.000  2010.000 r  T4 (IN)
                         net (fo=0)                   0.000  2010.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310  2010.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          1.103  2011.413    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   2010.000  2010.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2010.000 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  2010.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  2009.395 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  2009.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2010.000 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20, routed)          0.846  2010.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X82Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/C
                         clock pessimism              0.000  2010.846    
                         clock uncertainty            0.159  2011.005    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.064  2011.069    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg
  -------------------------------------------------------------------
                         required time                      -2011.069    
                         arrival time                        2011.413    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
From Clock:  T0
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.898ns,  Total Violation       -5.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.898ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1365.001ns - T0 fall@1365.000ns)
  Data Path Delay:        4.224ns  (logic 1.525ns (36.098%)  route 2.699ns (63.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 1366.532 - 1365.001 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1365.000 - 1365.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)      1365.000  1365.000 f  
    Y18                                               0.000  1365.000 f  T0 (IN)
                         net (fo=0)                   0.000  1365.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525  1366.525 f  T0_IBUF_inst/O
                         net (fo=16, routed)          2.699  1369.224    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X80Y75         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1365.001  1365.001 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1365.001 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1366.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1363.185 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1364.910    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1365.001 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.531  1366.532    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/C
                         clock pessimism              0.000  1366.532    
                         clock uncertainty           -0.159  1366.373    
    SLICE_X80Y75         FDRE (Setup_fdre_C_D)       -0.047  1366.326    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                       1366.326    
                         arrival time                       -1369.224    
  -------------------------------------------------------------------
                         slack                                 -2.898    

Slack (VIOLATED) :        -2.683ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1415.004ns - T0 fall@1415.000ns)
  Data Path Delay:        4.026ns  (logic 1.525ns (37.871%)  route 2.501ns (62.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 1416.542 - 1415.004 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1415.000 - 1415.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)      1415.000  1415.000 f  
    Y18                                               0.000  1415.000 f  T0 (IN)
                         net (fo=0)                   0.000  1415.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525  1416.525 f  T0_IBUF_inst/O
                         net (fo=16, routed)          2.501  1419.026    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y79         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1415.004  1415.004 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1415.004 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1416.614    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1413.188 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1414.913    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1415.004 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.538  1416.542    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1416.542    
                         clock uncertainty           -0.159  1416.383    
    SLICE_X83Y79         FDRE (Setup_fdre_C_D)       -0.040  1416.343    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                       1416.343    
                         arrival time                       -1419.026    
  -------------------------------------------------------------------
                         slack                                 -2.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.002ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1314.998ns - T0 fall@1315.000ns)
  Data Path Delay:        1.475ns  (logic 0.292ns (19.797%)  route 1.183ns (80.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1315.841 - 1314.998 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1315.000 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)      1315.000  1315.000 f  
    Y18                                               0.000  1315.000 f  T0 (IN)
                         net (fo=0)                   0.000  1315.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292  1315.292 f  T0_IBUF_inst/O
                         net (fo=16, routed)          1.183  1316.475    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X83Y79         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1314.998  1314.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1314.998 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1315.860    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1314.393 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1314.969    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1314.998 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.843  1315.841    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X83Y79         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1315.841    
                         clock uncertainty            0.159  1316.001    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.083  1316.084    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                      -1316.083    
                         arrival time                        1316.475    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1264.995ns - T0 fall@1265.000ns)
  Data Path Delay:        1.521ns  (logic 0.292ns (19.201%)  route 1.229ns (80.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 1265.833 - 1264.995 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1265.000 - 1265.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 fall edge)      1265.000  1265.000 f  
    Y18                                               0.000  1265.000 f  T0 (IN)
                         net (fo=0)                   0.000  1265.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292  1265.292 f  T0_IBUF_inst/O
                         net (fo=16, routed)          1.229  1266.521    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X80Y75         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1264.995  1264.995 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1264.995 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1265.857    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1264.390 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1264.966    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1264.995 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.838  1265.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X80Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/C
                         clock pessimism              0.000  1265.833    
                         clock uncertainty            0.159  1265.993    
    SLICE_X80Y75         FDRE (Hold_fdre_C_D)         0.075  1266.068    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                      -1266.067    
                         arrival time                        1266.521    
  -------------------------------------------------------------------
                         slack                                  0.454    





---------------------------------------------------------------------------------------------------
From Clock:  T1
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.505ns,  Total Violation       -4.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1415.004ns - T1 fall@1415.000ns)
  Data Path Delay:        3.847ns  (logic 1.600ns (41.592%)  route 2.247ns (58.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 1416.546 - 1415.004 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1415.000 - 1415.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)      1415.000  1415.000 f  
    W14                                               0.000  1415.000 f  T1 (IN)
                         net (fo=0)                   0.000  1415.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600  1416.600 f  T1_IBUF_inst/O
                         net (fo=16, routed)          2.247  1418.847    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X81Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1415.004  1415.004 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1415.004 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1416.614    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1413.188 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1414.913    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1415.004 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542  1416.546    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1416.546    
                         clock uncertainty           -0.159  1416.387    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)       -0.044  1416.343    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                       1416.343    
                         arrival time                       -1418.847    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.368ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1365.001ns - T1 fall@1365.000ns)
  Data Path Delay:        3.656ns  (logic 1.600ns (43.767%)  route 2.056ns (56.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 1366.540 - 1365.001 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1365.000 - 1365.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)      1365.000  1365.000 f  
    W14                                               0.000  1365.000 f  T1 (IN)
                         net (fo=0)                   0.000  1365.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600  1366.600 f  T1_IBUF_inst/O
                         net (fo=16, routed)          2.056  1368.656    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y81         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1365.001  1365.001 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1365.001 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1366.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1363.185 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1364.910    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1365.001 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.539  1366.540    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/C
                         clock pessimism              0.000  1366.540    
                         clock uncertainty           -0.159  1366.381    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)       -0.093  1366.288    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                       1366.288    
                         arrival time                       -1368.656    
  -------------------------------------------------------------------
                         slack                                 -2.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1264.995ns - T1 fall@1265.000ns)
  Data Path Delay:        1.252ns  (logic 0.367ns (29.303%)  route 0.885ns (70.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1265.840 - 1264.995 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1265.000 - 1265.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)      1265.000  1265.000 f  
    W14                                               0.000  1265.000 f  T1 (IN)
                         net (fo=0)                   0.000  1265.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367  1265.367 f  T1_IBUF_inst/O
                         net (fo=16, routed)          0.885  1266.252    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X83Y81         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1264.995  1264.995 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1264.995 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1265.857    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1264.390 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1264.966    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1264.995 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.845  1265.840    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/C
                         clock pessimism              0.000  1265.840    
                         clock uncertainty            0.159  1266.000    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.047  1266.047    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                      -1266.047    
                         arrival time                        1266.252    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.002ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1314.998ns - T1 fall@1315.000ns)
  Data Path Delay:        1.419ns  (logic 0.367ns (25.850%)  route 1.052ns (74.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1315.846 - 1314.998 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1315.000 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 fall edge)      1315.000  1315.000 f  
    W14                                               0.000  1315.000 f  T1 (IN)
                         net (fo=0)                   0.000  1315.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367  1315.367 f  T1_IBUF_inst/O
                         net (fo=16, routed)          1.052  1316.419    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X81Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1314.998  1314.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1314.998 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1315.860    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1314.393 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1314.969    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1314.998 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848  1315.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1315.846    
                         clock uncertainty            0.159  1316.006    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.082  1316.088    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                      -1316.088    
                         arrival time                        1316.419    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  T2
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.437ns,  Total Violation       -4.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.437ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1365.001ns - T2 fall@1365.000ns)
  Data Path Delay:        3.725ns  (logic 1.589ns (42.647%)  route 2.137ns (57.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 1366.540 - 1365.001 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1365.000 - 1365.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)      1365.000  1365.000 f  
    Y14                                               0.000  1365.000 f  T2 (IN)
                         net (fo=0)                   0.000  1365.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589  1366.589 f  T2_IBUF_inst/O
                         net (fo=16, routed)          2.137  1368.725    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y81         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1365.001  1365.001 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1365.001 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1366.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1363.185 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1364.910    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1365.001 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.539  1366.540    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/C
                         clock pessimism              0.000  1366.540    
                         clock uncertainty           -0.159  1366.381    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)       -0.092  1366.289    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                       1366.289    
                         arrival time                       -1368.725    
  -------------------------------------------------------------------
                         slack                                 -2.437    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1415.004ns - T2 fall@1415.000ns)
  Data Path Delay:        3.610ns  (logic 1.589ns (44.004%)  route 2.022ns (55.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 1416.546 - 1415.004 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1415.000 - 1415.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)      1415.000  1415.000 f  
    Y14                                               0.000  1415.000 f  T2 (IN)
                         net (fo=0)                   0.000  1415.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589  1416.589 f  T2_IBUF_inst/O
                         net (fo=16, routed)          2.022  1418.610    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X81Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1415.004  1415.004 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1415.004 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1416.614    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1413.188 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1414.913    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1415.004 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542  1416.546    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1416.546    
                         clock uncertainty           -0.159  1416.387    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)       -0.090  1416.297    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                       1416.297    
                         arrival time                       -1418.610    
  -------------------------------------------------------------------
                         slack                                 -2.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.002ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1314.998ns - T2 fall@1315.000ns)
  Data Path Delay:        1.302ns  (logic 0.356ns (27.301%)  route 0.947ns (72.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1315.846 - 1314.998 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1315.000 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)      1315.000  1315.000 f  
    Y14                                               0.000  1315.000 f  T2 (IN)
                         net (fo=0)                   0.000  1315.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356  1315.355 f  T2_IBUF_inst/O
                         net (fo=16, routed)          0.947  1316.302    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X81Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1314.998  1314.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1314.998 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1315.860    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1314.393 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1314.969    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1314.998 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848  1315.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1315.846    
                         clock uncertainty            0.159  1316.006    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.054  1316.060    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                      -1316.060    
                         arrival time                        1316.302    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1264.995ns - T2 fall@1265.000ns)
  Data Path Delay:        1.346ns  (logic 0.356ns (26.410%)  route 0.991ns (73.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1265.840 - 1264.995 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1265.000 - 1265.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 fall edge)      1265.000  1265.000 f  
    Y14                                               0.000  1265.000 f  T2 (IN)
                         net (fo=0)                   0.000  1265.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356  1265.355 f  T2_IBUF_inst/O
                         net (fo=16, routed)          0.991  1266.346    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X83Y81         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1264.995  1264.995 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1264.995 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1265.857    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1264.390 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1264.966    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1264.995 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.845  1265.840    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/C
                         clock pessimism              0.000  1265.840    
                         clock uncertainty            0.159  1266.000    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.047  1266.047    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                      -1266.047    
                         arrival time                        1266.346    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  T3
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.418ns,  Total Violation       -4.826ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1365.001ns - T3 fall@1365.000ns)
  Data Path Delay:        3.751ns  (logic 1.550ns (41.311%)  route 2.202ns (58.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 1366.540 - 1365.001 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1365.000 - 1365.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)      1365.000  1365.000 f  
    T11                                               0.000  1365.000 f  T3 (IN)
                         net (fo=0)                   0.000  1365.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550  1366.550 f  T3_IBUF_inst/O
                         net (fo=16, routed)          2.202  1368.751    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y81         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1365.001  1365.001 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1365.001 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1366.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1363.185 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1364.910    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1365.001 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.539  1366.540    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/C
                         clock pessimism              0.000  1366.540    
                         clock uncertainty           -0.159  1366.381    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)       -0.047  1366.334    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                       1366.334    
                         arrival time                       -1368.751    
  -------------------------------------------------------------------
                         slack                                 -2.418    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1415.004ns - T3 fall@1415.000ns)
  Data Path Delay:        3.755ns  (logic 1.550ns (41.273%)  route 2.205ns (58.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 1416.546 - 1415.004 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1415.000 - 1415.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)      1415.000  1415.000 f  
    T11                                               0.000  1415.000 f  T3 (IN)
                         net (fo=0)                   0.000  1415.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550  1416.550 f  T3_IBUF_inst/O
                         net (fo=16, routed)          2.205  1418.755    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X81Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1415.004  1415.004 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1415.004 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1416.614    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1413.188 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1414.913    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1415.004 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542  1416.546    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1416.546    
                         clock uncertainty           -0.159  1416.387    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)       -0.040  1416.347    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                       1416.347    
                         arrival time                       -1418.755    
  -------------------------------------------------------------------
                         slack                                 -2.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.002ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1314.998ns - T3 fall@1315.000ns)
  Data Path Delay:        1.310ns  (logic 0.317ns (24.190%)  route 0.993ns (75.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1315.846 - 1314.998 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1315.000 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)      1315.000  1315.000 f  
    T11                                               0.000  1315.000 f  T3 (IN)
                         net (fo=0)                   0.000  1315.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317  1315.317 f  T3_IBUF_inst/O
                         net (fo=16, routed)          0.993  1316.310    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X81Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1314.998  1314.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1314.998 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1315.860    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1314.393 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1314.969    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1314.998 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848  1315.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1315.846    
                         clock uncertainty            0.159  1316.006    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.083  1316.089    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                      -1316.089    
                         arrival time                        1316.310    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1264.995ns - T3 fall@1265.000ns)
  Data Path Delay:        1.326ns  (logic 0.317ns (23.907%)  route 1.009ns (76.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1265.840 - 1264.995 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1265.000 - 1265.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 fall edge)      1265.000  1265.000 f  
    T11                                               0.000  1265.000 f  T3 (IN)
                         net (fo=0)                   0.000  1265.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317  1265.317 f  T3_IBUF_inst/O
                         net (fo=16, routed)          1.009  1266.325    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X83Y81         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1264.995  1264.995 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1264.995 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1265.857    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1264.390 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1264.966    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1264.995 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.845  1265.840    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/C
                         clock pessimism              0.000  1265.840    
                         clock uncertainty            0.159  1266.000    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.075  1266.074    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                      -1266.074    
                         arrival time                        1266.326    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
From Clock:  T4
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.587ns,  Total Violation       -5.059ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1415.004ns - T4 fall@1415.000ns)
  Data Path Delay:        3.936ns  (logic 1.543ns (39.204%)  route 2.393ns (60.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 1416.546 - 1415.004 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1415.000 - 1415.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)      1415.000  1415.000 f  
    T10                                               0.000  1415.000 f  T4 (IN)
                         net (fo=0)                   0.000  1415.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543  1416.543 f  T4_IBUF_inst/O
                         net (fo=16, routed)          2.393  1418.936    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X81Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1415.004  1415.004 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1415.004 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1416.614    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1413.188 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1414.913    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1415.004 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.542  1416.546    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1416.546    
                         clock uncertainty           -0.159  1416.387    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)       -0.037  1416.350    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                       1416.350    
                         arrival time                       -1418.936    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1365.001ns - T4 fall@1365.000ns)
  Data Path Delay:        3.813ns  (logic 1.543ns (40.476%)  route 2.269ns (59.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 1366.540 - 1365.001 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1365.000 - 1365.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)      1365.000  1365.000 f  
    T10                                               0.000  1365.000 f  T4 (IN)
                         net (fo=0)                   0.000  1365.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543  1366.543 f  T4_IBUF_inst/O
                         net (fo=16, routed)          2.269  1368.813    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y81         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1365.001  1365.001 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1365.001 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609  1366.611    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1363.185 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1364.910    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1365.001 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          1.539  1366.540    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/C
                         clock pessimism              0.000  1366.540    
                         clock uncertainty           -0.159  1366.381    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)       -0.040  1366.341    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                       1366.341    
                         arrival time                       -1368.813    
  -------------------------------------------------------------------
                         slack                                 -2.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@1264.995ns - T4 fall@1265.000ns)
  Data Path Delay:        1.329ns  (logic 0.310ns (23.361%)  route 1.018ns (76.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1265.840 - 1264.995 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1265.000 - 1265.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)      1265.000  1265.000 f  
    T10                                               0.000  1265.000 f  T4 (IN)
                         net (fo=0)                   0.000  1265.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310  1265.310 f  T4_IBUF_inst/O
                         net (fo=16, routed)          1.018  1266.329    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X83Y81         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                   1264.995  1264.995 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1264.995 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1265.857    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1264.390 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1264.966    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1264.995 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.845  1265.840    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X83Y81         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/C
                         clock pessimism              0.000  1265.840    
                         clock uncertainty            0.159  1266.000    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.078  1266.078    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg
  -------------------------------------------------------------------
                         required time                      -1266.077    
                         arrival time                        1266.329    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.403ns fall@2.016ns period=3.226ns})
  Path Group:             clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.002ns  (clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1314.998ns - T4 fall@1315.000ns)
  Data Path Delay:        1.380ns  (logic 0.310ns (22.503%)  route 1.069ns (77.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1315.846 - 1314.998 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1315.000 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 fall edge)      1315.000  1315.000 f  
    T10                                               0.000  1315.000 f  T4 (IN)
                         net (fo=0)                   0.000  1315.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310  1315.310 f  T4_IBUF_inst/O
                         net (fo=16, routed)          1.069  1316.380    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X81Y84         FDRE                                         f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                   1314.998  1314.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1314.998 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862  1315.860    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467  1314.393 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576  1314.969    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029  1314.998 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848  1315.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X81Y84         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1315.846    
                         clock uncertainty            0.159  1316.006    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.085  1316.091    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg
  -------------------------------------------------------------------
                         required time                      -1316.091    
                         arrival time                        1316.380    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
From Clock:  T0
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.784ns,  Total Violation       -5.222ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@720.003ns - T0 rise@720.000ns)
  Data Path Delay:        4.119ns  (logic 1.525ns (37.020%)  route 2.594ns (62.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 721.534 - 720.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 720.000 - 720.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)       720.000   720.000 r  
    Y18                                               0.000   720.000 r  T0 (IN)
                         net (fo=0)                   0.000   720.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525   721.525 r  T0_IBUF_inst/O
                         net (fo=16, routed)          2.594   724.119    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    720.003   720.003 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   720.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   721.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   718.187 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   719.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   720.003 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.531   721.534    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/C
                         clock pessimism              0.000   721.534    
                         clock uncertainty           -0.159   721.374    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)       -0.040   721.334    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                        721.334    
                         arrival time                        -724.119    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@770.006ns - T0 rise@770.000ns)
  Data Path Delay:        3.773ns  (logic 1.525ns (40.410%)  route 2.248ns (59.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 771.539 - 770.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 770.000 - 770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)       770.000   770.000 r  
    Y18                                               0.000   770.000 r  T0 (IN)
                         net (fo=0)                   0.000   770.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525   771.525 r  T0_IBUF_inst/O
                         net (fo=16, routed)          2.248   773.773    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    770.006   770.006 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   770.006 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   771.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   768.190 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   769.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   770.006 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.533   771.539    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   771.539    
                         clock uncertainty           -0.159   771.379    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)       -0.044   771.335    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                        771.335    
                         arrival time                        -773.773    
  -------------------------------------------------------------------
                         slack                                 -2.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@670.000ns - T0 rise@670.000ns)
  Data Path Delay:        1.323ns  (logic 0.292ns (22.070%)  route 1.031ns (77.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 670.839 - 670.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 670.000 - 670.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)       670.000   670.000 r  
    Y18                                               0.000   670.000 r  T0 (IN)
                         net (fo=0)                   0.000   670.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292   670.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          1.031   671.323    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    670.000   670.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   670.000 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   670.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   669.395 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   669.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   670.000 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.839   670.839    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X80Y76         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   670.839    
                         clock uncertainty            0.159   670.998    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.082   671.080    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                       -671.080    
                         arrival time                         671.323    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 T0
                            (clock source 'T0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@619.997ns - T0 rise@620.000ns)
  Data Path Delay:        1.462ns  (logic 0.292ns (19.978%)  route 1.170ns (80.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 620.835 - 619.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 620.000 - 620.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T0 rise edge)       620.000   620.000 r  
    Y18                                               0.000   620.000 r  T0 (IN)
                         net (fo=0)                   0.000   620.000    T0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292   620.292 r  T0_IBUF_inst/O
                         net (fo=16, routed)          1.170   621.462    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/T0
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    619.997   619.997 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   619.997 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   620.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   619.392 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   619.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   619.997 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.838   620.835    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/C
                         clock pessimism              0.000   620.835    
                         clock uncertainty            0.159   620.994    
    SLICE_X81Y75         FDRE (Hold_fdre_C_D)         0.078   621.072    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                       -621.072    
                         arrival time                         621.462    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
From Clock:  T1
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.796ns,  Total Violation       -5.579ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@770.006ns - T1 rise@770.000ns)
  Data Path Delay:        4.141ns  (logic 1.600ns (38.638%)  route 2.541ns (61.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 771.549 - 770.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 770.000 - 770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)       770.000   770.000 r  
    W14                                               0.000   770.000 r  T1 (IN)
                         net (fo=0)                   0.000   770.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600   771.600 r  T1_IBUF_inst/O
                         net (fo=16, routed)          2.541   774.141    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    770.006   770.006 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   770.006 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   771.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   768.190 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   769.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   770.006 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543   771.549    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   771.549    
                         clock uncertainty           -0.159   771.389    
    SLICE_X80Y85         FDRE (Setup_fdre_C_D)       -0.044   771.345    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                        771.345    
                         arrival time                        -774.141    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.783ns  (required time - arrival time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@720.003ns - T1 rise@720.000ns)
  Data Path Delay:        4.078ns  (logic 1.600ns (39.243%)  route 2.477ns (60.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 721.546 - 720.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 720.000 - 720.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)       720.000   720.000 r  
    W14                                               0.000   720.000 r  T1 (IN)
                         net (fo=0)                   0.000   720.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         1.600   721.600 r  T1_IBUF_inst/O
                         net (fo=16, routed)          2.477   724.078    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    720.003   720.003 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   720.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   721.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   718.187 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   719.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   720.003 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543   721.546    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/C
                         clock pessimism              0.000   721.546    
                         clock uncertainty           -0.159   721.386    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)       -0.092   721.294    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                        721.294    
                         arrival time                        -724.078    
  -------------------------------------------------------------------
                         slack                                 -2.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@619.997ns - T1 rise@620.000ns)
  Data Path Delay:        1.480ns  (logic 0.367ns (24.781%)  route 1.113ns (75.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 620.846 - 619.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 620.000 - 620.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)       620.000   620.000 r  
    W14                                               0.000   620.000 r  T1 (IN)
                         net (fo=0)                   0.000   620.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367   620.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          1.113   621.480    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    619.997   619.997 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   619.997 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   620.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   619.392 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   619.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   619.997 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.849   620.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/C
                         clock pessimism              0.000   620.846    
                         clock uncertainty            0.159   621.005    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)         0.047   621.052    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                       -621.052    
                         arrival time                         621.480    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 T1
                            (clock source 'T1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@670.000ns - T1 rise@670.000ns)
  Data Path Delay:        1.520ns  (logic 0.367ns (24.130%)  route 1.153ns (75.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 670.849 - 670.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 670.000 - 670.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T1 rise edge)       670.000   670.000 r  
    W14                                               0.000   670.000 r  T1 (IN)
                         net (fo=0)                   0.000   670.000    T1
    W14                  IBUF (Prop_ibuf_I_O)         0.367   670.367 r  T1_IBUF_inst/O
                         net (fo=16, routed)          1.153   671.520    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/CH0
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    670.000   670.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   670.000 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   670.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   669.395 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   669.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   670.000 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.849   670.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   670.849    
                         clock uncertainty            0.159   671.008    
    SLICE_X80Y85         FDRE (Hold_fdre_C_D)         0.082   671.090    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                       -671.090    
                         arrival time                         671.520    
  -------------------------------------------------------------------
                         slack                                  0.430    





---------------------------------------------------------------------------------------------------
From Clock:  T2
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.651ns,  Total Violation       -5.079ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@720.003ns - T2 rise@720.000ns)
  Data Path Delay:        3.963ns  (logic 1.589ns (40.090%)  route 2.374ns (59.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 721.534 - 720.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 720.000 - 720.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)       720.000   720.000 r  
    Y14                                               0.000   720.000 r  T2 (IN)
                         net (fo=0)                   0.000   720.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589   721.589 r  T2_IBUF_inst/O
                         net (fo=16, routed)          2.374   723.963    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    720.003   720.003 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   720.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   721.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   718.187 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   719.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   720.003 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.531   721.534    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/C
                         clock pessimism              0.000   721.534    
                         clock uncertainty           -0.159   721.374    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)       -0.062   721.312    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                        721.312    
                         arrival time                        -723.963    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.428ns  (required time - arrival time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@770.006ns - T2 rise@770.000ns)
  Data Path Delay:        3.777ns  (logic 1.589ns (42.060%)  route 2.189ns (57.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 771.546 - 770.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 770.000 - 770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)       770.000   770.000 r  
    Y14                                               0.000   770.000 r  T2 (IN)
                         net (fo=0)                   0.000   770.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         1.589   771.589 r  T2_IBUF_inst/O
                         net (fo=16, routed)          2.189   773.777    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    770.006   770.006 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   770.006 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   771.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   768.190 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   769.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   770.006 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.540   771.546    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   771.546    
                         clock uncertainty           -0.159   771.386    
    SLICE_X81Y82         FDRE (Setup_fdre_C_D)       -0.037   771.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                        771.349    
                         arrival time                        -773.777    
  -------------------------------------------------------------------
                         slack                                 -2.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@670.000ns - T2 rise@670.000ns)
  Data Path Delay:        1.377ns  (logic 0.356ns (25.816%)  route 1.022ns (74.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 670.846 - 670.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 670.000 - 670.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)       670.000   670.000 r  
    Y14                                               0.000   670.000 r  T2 (IN)
                         net (fo=0)                   0.000   670.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356   670.356 r  T2_IBUF_inst/O
                         net (fo=16, routed)          1.022   671.377    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    670.000   670.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   670.000 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   670.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   669.395 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   669.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   670.000 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.846   670.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y82         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   670.846    
                         clock uncertainty            0.159   671.005    
    SLICE_X81Y82         FDRE (Hold_fdre_C_D)         0.085   671.090    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                       -671.090    
                         arrival time                         671.377    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 T2
                            (clock source 'T2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@619.997ns - T2 rise@620.000ns)
  Data Path Delay:        1.429ns  (logic 0.356ns (24.883%)  route 1.073ns (75.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 620.835 - 619.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 620.000 - 620.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T2 rise edge)       620.000   620.000 r  
    Y14                                               0.000   620.000 r  T2 (IN)
                         net (fo=0)                   0.000   620.000    T2
    Y14                  IBUF (Prop_ibuf_I_O)         0.356   620.356 r  T2_IBUF_inst/O
                         net (fo=16, routed)          1.073   621.429    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/CH1
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    619.997   619.997 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   619.997 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   620.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   619.392 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   619.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   619.997 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.838   620.835    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X81Y75         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/C
                         clock pessimism              0.000   620.835    
                         clock uncertainty            0.159   620.994    
    SLICE_X81Y75         FDRE (Hold_fdre_C_D)         0.071   621.065    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                       -621.065    
                         arrival time                         621.429    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  T3
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.441ns,  Total Violation       -4.880ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.441ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@720.003ns - T3 rise@720.000ns)
  Data Path Delay:        3.788ns  (logic 1.550ns (40.915%)  route 2.238ns (59.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 721.546 - 720.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 720.000 - 720.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)       720.000   720.000 r  
    T11                                               0.000   720.000 r  T3 (IN)
                         net (fo=0)                   0.000   720.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550   721.550 r  T3_IBUF_inst/O
                         net (fo=16, routed)          2.238   723.788    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    720.003   720.003 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   720.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   721.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   718.187 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   719.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   720.003 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543   721.546    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/C
                         clock pessimism              0.000   721.546    
                         clock uncertainty           -0.159   721.386    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)       -0.040   721.346    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                        721.346    
                         arrival time                        -723.788    
  -------------------------------------------------------------------
                         slack                                 -2.441    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@770.006ns - T3 rise@770.000ns)
  Data Path Delay:        3.791ns  (logic 1.550ns (40.884%)  route 2.241ns (59.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 771.549 - 770.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 770.000 - 770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)       770.000   770.000 r  
    T11                                               0.000   770.000 r  T3 (IN)
                         net (fo=0)                   0.000   770.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         1.550   771.550 r  T3_IBUF_inst/O
                         net (fo=16, routed)          2.241   773.791    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    770.006   770.006 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   770.006 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   771.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   768.190 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   769.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   770.006 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543   771.549    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   771.549    
                         clock uncertainty           -0.159   771.389    
    SLICE_X80Y85         FDRE (Setup_fdre_C_D)       -0.037   771.352    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                        771.352    
                         arrival time                        -773.791    
  -------------------------------------------------------------------
                         slack                                 -2.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@670.000ns - T3 rise@670.000ns)
  Data Path Delay:        1.347ns  (logic 0.317ns (23.531%)  route 1.030ns (76.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 670.849 - 670.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 670.000 - 670.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)       670.000   670.000 r  
    T11                                               0.000   670.000 r  T3 (IN)
                         net (fo=0)                   0.000   670.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317   670.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          1.030   671.347    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    670.000   670.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   670.000 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   670.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   669.395 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   669.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   670.000 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.849   670.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   670.849    
                         clock uncertainty            0.159   671.008    
    SLICE_X80Y85         FDRE (Hold_fdre_C_D)         0.085   671.093    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                       -671.093    
                         arrival time                         671.347    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 T3
                            (clock source 'T3'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@619.997ns - T3 rise@620.000ns)
  Data Path Delay:        1.344ns  (logic 0.317ns (23.582%)  route 1.027ns (76.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 620.846 - 619.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 620.000 - 620.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T3 rise edge)       620.000   620.000 r  
    T11                                               0.000   620.000 r  T3 (IN)
                         net (fo=0)                   0.000   620.000    T3
    T11                  IBUF (Prop_ibuf_I_O)         0.317   620.317 r  T3_IBUF_inst/O
                         net (fo=16, routed)          1.027   621.344    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/CH2
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    619.997   619.997 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   619.997 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   620.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   619.392 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   619.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   619.997 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.849   620.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/C
                         clock pessimism              0.000   620.846    
                         clock uncertainty            0.159   621.005    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)         0.078   621.083    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                       -621.083    
                         arrival time                         621.344    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
From Clock:  T4
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.485ns,  Total Violation       -4.902ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@720.003ns - T4 rise@720.000ns)
  Data Path Delay:        3.828ns  (logic 1.543ns (40.312%)  route 2.285ns (59.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 721.546 - 720.003 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 720.000 - 720.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)       720.000   720.000 r  
    T10                                               0.000   720.000 r  T4 (IN)
                         net (fo=0)                   0.000   720.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543   721.543 r  T4_IBUF_inst/O
                         net (fo=16, routed)          2.285   723.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    720.003   720.003 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   720.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   721.612    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   718.187 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   719.912    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   720.003 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543   721.546    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/C
                         clock pessimism              0.000   721.546    
                         clock uncertainty           -0.159   721.386    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)       -0.043   721.343    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                        721.343    
                         arrival time                        -723.828    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@770.006ns - T4 rise@770.000ns)
  Data Path Delay:        3.718ns  (logic 1.543ns (41.508%)  route 2.175ns (58.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 771.549 - 770.006 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 770.000 - 770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)       770.000   770.000 r  
    T10                                               0.000   770.000 r  T4 (IN)
                         net (fo=0)                   0.000   770.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         1.543   771.543 r  T4_IBUF_inst/O
                         net (fo=16, routed)          2.175   773.718    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    770.006   770.006 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   770.006 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          1.609   771.615    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   768.190 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   769.915    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   770.006 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543   771.549    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   771.549    
                         clock uncertainty           -0.159   771.389    
    SLICE_X80Y85         FDRE (Setup_fdre_C_D)       -0.089   771.300    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                        771.300    
                         arrival time                        -773.718    
  -------------------------------------------------------------------
                         slack                                 -2.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@670.000ns - T4 rise@670.000ns)
  Data Path Delay:        1.309ns  (logic 0.310ns (23.714%)  route 0.999ns (76.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 670.849 - 670.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 670.000 - 670.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)       670.000   670.000 r  
    T10                                               0.000   670.000 r  T4 (IN)
                         net (fo=0)                   0.000   670.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310   670.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          0.999   671.309    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                    670.000   670.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   670.000 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   670.862    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   669.395 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   669.971    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   670.000 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.849   670.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X80Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   670.849    
                         clock uncertainty            0.159   671.008    
    SLICE_X80Y85         FDRE (Hold_fdre_C_D)         0.054   671.062    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg
  -------------------------------------------------------------------
                         required time                       -671.062    
                         arrival time                         671.309    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 T4
                            (clock source 'T4'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.605ns fall@2.218ns period=3.226ns})
  Path Group:             clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.003ns  (clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@619.997ns - T4 rise@620.000ns)
  Data Path Delay:        1.339ns  (logic 0.310ns (23.178%)  route 1.029ns (76.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 620.846 - 619.997 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 620.000 - 620.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock T4 rise edge)       620.000   620.000 r  
    T10                                               0.000   620.000 r  T4 (IN)
                         net (fo=0)                   0.000   620.000    T4
    T10                  IBUF (Prop_ibuf_I_O)         0.310   620.310 r  T4_IBUF_inst/O
                         net (fo=16, routed)          1.029   621.339    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/CH3
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                    619.997   619.997 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   619.997 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=21, routed)          0.862   620.859    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467   619.392 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576   619.968    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029   619.997 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=20, routed)          0.849   620.846    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X81Y85         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/C
                         clock pessimism              0.000   620.846    
                         clock uncertainty            0.159   621.005    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)         0.076   621.081    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg
  -------------------------------------------------------------------
                         required time                       -621.081    
                         arrival time                         621.339    
  -------------------------------------------------------------------
                         slack                                  0.258    





