// Seed: 2433898261
module module_0;
  reg id_1;
  always @(posedge 1'b0) id_1 <= id_1;
  reg id_2;
  reg id_3;
  reg id_4;
  always @(posedge {id_2 == 1,
    id_3 != !id_1
  } or posedge {
    (id_1) < id_4,
    {1, id_3},
    id_4,
    id_2,
    id_4,
    1,
    1,
    id_1
  })
  begin
    for (id_3 = id_4; 1'b0; id_2 = 1'h0) begin
      id_3 = id_2;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  notif0 (id_1, id_3, id_4);
  module_0();
endmodule
