\hypertarget{la_8h}{}\section{/home/rady/caravel/caravel\+\_\+release/caravel-\/dynamic-\/sims/cocotb/caravel\+\_\+cocotb/interfaces/common\+\_\+functions/la.h File Reference}
\label{la_8h}\index{/home/rady/caravel/caravel\+\_\+release/caravel-\/dynamic-\/sims/cocotb/caravel\+\_\+cocotb/interfaces/common\+\_\+functions/la.\+h@{/home/rady/caravel/caravel\+\_\+release/caravel-\/dynamic-\/sims/cocotb/caravel\+\_\+cocotb/interfaces/common\+\_\+functions/la.\+h}}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=281pt]{la_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} 
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{la_8h_a1a3a34186b36a6386682ef6357c02746}{Logic\+Analyzer\+\_\+input\+Enable} (enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} reg\+\_\+num, unsigned int is\+\_\+enable)
\item 
void \hyperlink{la_8h_a6744740a1ac2e2d94c0057617f208de2}{Logic\+Analyzer\+\_\+output\+Enable} (enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} reg\+\_\+num, unsigned int is\+\_\+enable)
\item 
void \hyperlink{la_8h_a77a9c3c3deef468e7c5f35c5065317c5}{Logic\+Analyzer\+\_\+write} (enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} reg\+\_\+num, unsigned int data)
\item 
unsigned int \hyperlink{la_8h_acdb3e73f83b667d9ec81f0e409ad47c8}{Logic\+Analyzer\+\_\+read} (enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} reg\+\_\+num)
\end{DoxyCompactItemize}


\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{la_8h_a4f5936f125c6714bbd6b3747270f48f0}\label{la_8h_a4f5936f125c6714bbd6b3747270f48f0}} 
\index{la.\+h@{la.\+h}!la\+\_\+reg\+\_\+number@{la\+\_\+reg\+\_\+number}}
\index{la\+\_\+reg\+\_\+number@{la\+\_\+reg\+\_\+number}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{la\+\_\+reg\+\_\+number}{la\_reg\_number}}
{\footnotesize\ttfamily enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}

Logic analyzers registers \hypertarget{user__space_8h_multi_row}{}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{3}{|X[-1]}|}
\caption{Enumerator la\+\_\+reg\+\_\+number}\label{user__space_8h_multi_row}\\
\hline
\rowcolor{\tableheadbgcolor}\textbf{ name}&\textbf{ value}&\textbf{ description }\\\cline{1-3}
\endfirsthead
\hline
\endfoot
\hline
\rowcolor{\tableheadbgcolor}\textbf{ name}&\textbf{ value}&\textbf{ description }\\\cline{1-3}
\endhead
L\+A\+\_\+\+R\+E\+G\+\_\+0&0&First LA register probs \mbox{[}31\+:0\mbox{]} \\\cline{1-3}
L\+A\+\_\+\+R\+E\+G\+\_\+1&1&Second LA register probs \mbox{[}63\+:32\mbox{]} \\\cline{1-3}
L\+A\+\_\+\+R\+E\+G\+\_\+2&2&Third LA register probs \mbox{[}95\+:64\mbox{]} \\\cline{1-3}
L\+A\+\_\+\+R\+E\+G\+\_\+3&3&Fourth LA register probs \mbox{[}127\+:96\mbox{]} \\\cline{1-3}
\end{longtabu}


\subsection{Function Documentation}
\mbox{\Hypertarget{la_8h_a1a3a34186b36a6386682ef6357c02746}\label{la_8h_a1a3a34186b36a6386682ef6357c02746}} 
\index{la.\+h@{la.\+h}!Logic\+Analyzer\+\_\+input\+Enable@{Logic\+Analyzer\+\_\+input\+Enable}}
\index{Logic\+Analyzer\+\_\+input\+Enable@{Logic\+Analyzer\+\_\+input\+Enable}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{Logic\+Analyzer\+\_\+input\+Enable()}{LogicAnalyzer\_inputEnable()}}
{\footnotesize\ttfamily void Logic\+Analyzer\+\_\+input\+Enable (\begin{DoxyParamCaption}\item[{enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}]{reg\+\_\+num,  }\item[{unsigned int}]{is\+\_\+enable }\end{DoxyParamCaption})}

Setting logic analyzer input enable

Enable as input to the user project. firmware sends to user project


\begin{DoxyParams}{Parameters}
{\em reg\+\_\+num} & logic analyzer register to write to. Usually not all caravel versions has the same numbers of LA registers They might have 4 registers (128 probs between firmware and user project) or registers (64 probs between firmware and user project)\\
\hline
{\em is\+\_\+enable} & 32 bits each bit indicate if the corresponding probe enabled as input \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{la_8h_a6744740a1ac2e2d94c0057617f208de2}\label{la_8h_a6744740a1ac2e2d94c0057617f208de2}} 
\index{la.\+h@{la.\+h}!Logic\+Analyzer\+\_\+output\+Enable@{Logic\+Analyzer\+\_\+output\+Enable}}
\index{Logic\+Analyzer\+\_\+output\+Enable@{Logic\+Analyzer\+\_\+output\+Enable}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{Logic\+Analyzer\+\_\+output\+Enable()}{LogicAnalyzer\_outputEnable()}}
{\footnotesize\ttfamily void Logic\+Analyzer\+\_\+output\+Enable (\begin{DoxyParamCaption}\item[{enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}]{reg\+\_\+num,  }\item[{unsigned int}]{is\+\_\+enable }\end{DoxyParamCaption})}

Setting logic analyzer output enable

Enable as output from the user project. firmware receives from user project


\begin{DoxyParams}{Parameters}
{\em reg\+\_\+num} & logic analyzer register to write to. Usually not all caravel versions has the same numbers of LA registers They might have 4 registers (128 probs between firmware and user project) or registers (64 probs between firmware and user project)\\
\hline
{\em is\+\_\+enable} & 32 bits each bit indicate if the corresponding probe enabled as output \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{la_8h_acdb3e73f83b667d9ec81f0e409ad47c8}\label{la_8h_acdb3e73f83b667d9ec81f0e409ad47c8}} 
\index{la.\+h@{la.\+h}!Logic\+Analyzer\+\_\+read@{Logic\+Analyzer\+\_\+read}}
\index{Logic\+Analyzer\+\_\+read@{Logic\+Analyzer\+\_\+read}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{Logic\+Analyzer\+\_\+read()}{LogicAnalyzer\_read()}}
{\footnotesize\ttfamily unsigned int Logic\+Analyzer\+\_\+read (\begin{DoxyParamCaption}\item[{enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}]{reg\+\_\+num }\end{DoxyParamCaption})}

Read data through logic analyzers from user project to firmware

\begin{DoxyNote}{Note}
For this to work correctly probe should be configured as output
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em reg\+\_\+num} & logic analyzer register to read from. Usually not all caravel versions has the same numbers of LA registers They might have 4 registers (128 probs between firmware and user project) or registers (64 probs between firmware and user project) \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{la_8h_a77a9c3c3deef468e7c5f35c5065317c5}\label{la_8h_a77a9c3c3deef468e7c5f35c5065317c5}} 
\index{la.\+h@{la.\+h}!Logic\+Analyzer\+\_\+write@{Logic\+Analyzer\+\_\+write}}
\index{Logic\+Analyzer\+\_\+write@{Logic\+Analyzer\+\_\+write}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{Logic\+Analyzer\+\_\+write()}{LogicAnalyzer\_write()}}
{\footnotesize\ttfamily void Logic\+Analyzer\+\_\+write (\begin{DoxyParamCaption}\item[{enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}]{reg\+\_\+num,  }\item[{unsigned int}]{data }\end{DoxyParamCaption})}

Write data through logic analyzers from firmware to user project

\begin{DoxyNote}{Note}
For this to work correctly probe should be configured as output
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em reg\+\_\+num} & logic analyzer register to write to. Usually not all caravel versions has the same numbers of LA registers They might have 4 registers (128 probs between firmware and user project) or registers (64 probs between firmware and user project)\\
\hline
{\em data} & data to write through logic analyzers \\
\hline
\end{DoxyParams}
