TimeQuest Timing Analyzer report for RAM
Sun May 08 01:02:01 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'State_machine:Maq1|state.TUNNING_WORD'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'State_machine:Maq1|state.TUNNING_WORD'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'State_machine:Maq1|state.TUNNING_WORD'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'State_machine:Maq1|state.TUNNING_WORD'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'State_machine:Maq1|state.TUNNING_WORD'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'State_machine:Maq1|state.TUNNING_WORD'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; RAM                                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YE144C6G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                       ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; Clock Name                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                   ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; clk                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                   ;
; State_machine:Maq1|state.TUNNING_WORD ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { State_machine:Maq1|state.TUNNING_WORD } ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 308.93 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                            ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; State_machine:Maq1|state.TUNNING_WORD ; -2.900 ; -2.900        ;
; clk                                   ; -2.237 ; -72.105       ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; clk                                   ; 0.356 ; 0.000         ;
; State_machine:Maq1|state.TUNNING_WORD ; 1.740 ; 0.000         ;
+---------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -3.000 ; -57.696       ;
; State_machine:Maq1|state.TUNNING_WORD ; 0.399  ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'State_machine:Maq1|state.TUNNING_WORD'                                                                                                   ;
+--------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -2.900 ; State_machine:Maq1|state.INIT ; State_machine:Maq1|we_control ; clk          ; State_machine:Maq1|state.TUNNING_WORD ; 1.000        ; -1.306     ; 0.628      ;
+--------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                       ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -2.237 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[13]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 3.165      ;
; -2.201 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 3.129      ;
; -2.201 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 3.129      ;
; -2.196 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 3.124      ;
; -2.146 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.190      ; 3.364      ;
; -2.088 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.248      ; 3.364      ;
; -2.062 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.990      ;
; -2.058 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.986      ;
; -1.999 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.930      ;
; -1.967 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.898      ;
; -1.965 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.896      ;
; -1.963 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.894      ;
; -1.961 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.892      ;
; -1.951 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[5]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.882      ;
; -1.951 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[6]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.882      ;
; -1.951 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[4]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.882      ;
; -1.951 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[3]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.882      ;
; -1.951 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[2]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.882      ;
; -1.951 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[1]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.882      ;
; -1.951 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[0]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.882      ;
; -1.918 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[13]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.846      ;
; -1.882 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.810      ;
; -1.882 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.810      ;
; -1.878 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.808      ;
; -1.878 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.808      ;
; -1.878 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.808      ;
; -1.878 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.808      ;
; -1.878 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.808      ;
; -1.878 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.808      ;
; -1.878 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.808      ;
; -1.878 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.808      ;
; -1.877 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.805      ;
; -1.845 ; State_machine:Maq1|ram_init           ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.775      ;
; -1.827 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.190      ; 3.045      ;
; -1.769 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.248      ; 3.045      ;
; -1.759 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.687      ;
; -1.743 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.671      ;
; -1.739 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.667      ;
; -1.732 ; State_machine:Maq1|state.IDLE         ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.662      ;
; -1.729 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.657      ;
; -1.729 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.657      ;
; -1.724 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.652      ;
; -1.723 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.651      ;
; -1.721 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.649      ;
; -1.666 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.597      ;
; -1.648 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.579      ;
; -1.646 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.577      ;
; -1.644 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.575      ;
; -1.642 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.573      ;
; -1.611 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|tuning_selected                                                                       ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.542      ;
; -1.602 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.533      ;
; -1.597 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|state.DDS_RUN                                                                         ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.528      ;
; -1.558 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.488      ;
; -1.550 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.481      ;
; -1.500 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.430      ;
; -1.500 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.430      ;
; -1.500 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.430      ;
; -1.500 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.430      ;
; -1.500 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.430      ;
; -1.500 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.430      ;
; -1.500 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.430      ;
; -1.486 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.417      ;
; -1.440 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.368      ;
; -1.434 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.365      ;
; -1.410 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.338      ;
; -1.410 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.338      ;
; -1.405 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.333      ;
; -1.404 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.402 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; clk                                   ; clk         ; 1.000        ; -0.067     ; 2.330      ;
; -1.370 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.301      ;
; -1.318 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.064     ; 2.249      ;
; -1.290 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[13]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.789      ; 3.773      ;
; -1.254 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.789      ; 3.737      ;
; -1.254 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.789      ; 3.737      ;
; -1.249 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.789      ; 3.732      ;
; -1.243 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.173      ;
; -1.212 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.191      ; 2.431      ;
; -1.199 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 2.046      ; 3.972      ;
; -1.187 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.117      ;
; -1.181 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.111      ;
; -1.180 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.191      ; 2.399      ;
; -1.157 ; State_machine:Maq1|incremento[2]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.087      ;
; -1.154 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.249      ; 2.431      ;
; -1.141 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 2.104      ; 3.972      ;
; -1.127 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.057      ;
; -1.122 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.249      ; 2.399      ;
; -1.121 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.051      ;
; -1.115 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.789      ; 3.598      ;
; -1.111 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.789      ; 3.594      ;
; -1.095 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.063     ; 2.027      ;
; -1.093 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.063     ; 2.025      ;
; -1.071 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 2.001      ;
; -1.069 ; State_machine:Maq1|incremento[3]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 1.999      ;
; -1.065 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 1.995      ;
; -1.063 ; State_machine:Maq1|incremento[3]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 1.993      ;
; -1.063 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.063     ; 1.995      ;
; -1.061 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.063     ; 1.993      ;
; -1.044 ; State_machine:Maq1|incremento[4]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 1.974      ;
; -1.041 ; State_machine:Maq1|incremento[2]      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 1.971      ;
; -1.035 ; State_machine:Maq1|incremento[2]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.065     ; 1.965      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                       ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 0.356 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|state.INIT                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; State_machine:Maq1|ram_init           ; State_machine:Maq1|ram_init                                                                              ; clk                                   ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.524 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.061      ; 0.742      ;
; 0.527 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; clk                                   ; clk         ; 0.000        ; 0.061      ; 0.745      ;
; 0.530 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; clk                                   ; clk         ; 0.000        ; 0.061      ; 0.748      ;
; 0.544 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; clk                                   ; clk         ; 0.000        ; 0.061      ; 0.762      ;
; 0.545 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.061      ; 0.763      ;
; 0.568 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 0.789      ;
; 0.568 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 0.789      ;
; 0.569 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 0.790      ;
; 0.570 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 0.791      ;
; 0.571 ; State_machine:Maq1|counter[6]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 0.792      ;
; 0.573 ; State_machine:Maq1|counter[5]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 0.794      ;
; 0.636 ; State_machine:Maq1|counter[6]         ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; clk                                   ; clk         ; 0.000        ; 0.061      ; 0.854      ;
; 0.686 ; State_machine:Maq1|counter[7]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 0.907      ;
; 0.728 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[7]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.867      ; 2.971      ;
; 0.728 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[4]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.867      ; 2.971      ;
; 0.728 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[3]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.867      ; 2.971      ;
; 0.728 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[5]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.867      ; 2.971      ;
; 0.728 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[6]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.867      ; 2.971      ;
; 0.728 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[2]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.867      ; 2.971      ;
; 0.728 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[1]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.867      ; 2.971      ;
; 0.728 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[0]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.867      ; 2.971      ;
; 0.734 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|state.DDS_RUN                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 2.978      ;
; 0.743 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|ram_init                                                                              ; clk                                   ; clk         ; 0.000        ; 0.065      ; 0.965      ;
; 0.757 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|tuning_selected                                                                       ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.001      ;
; 0.759 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[4]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.003      ;
; 0.759 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[5]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.003      ;
; 0.759 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[6]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.003      ;
; 0.759 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[3]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.003      ;
; 0.759 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[2]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.003      ;
; 0.759 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[1]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.003      ;
; 0.759 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[0]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.003      ;
; 0.772 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.376      ; 1.335      ;
; 0.781 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.864      ; 3.021      ;
; 0.781 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.864      ; 3.021      ;
; 0.782 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.864      ; 3.022      ;
; 0.785 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.864      ; 3.025      ;
; 0.785 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.864      ; 3.025      ;
; 0.786 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.864      ; 3.026      ;
; 0.800 ; State_machine:Maq1|ram_init           ; State_machine:Maq1|state.IDLE                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.021      ;
; 0.802 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.376      ; 1.365      ;
; 0.803 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.376      ; 1.366      ;
; 0.808 ; State_machine:Maq1|state.IDLE         ; State_machine:Maq1|state.IDLE                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.029      ;
; 0.828 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.376      ; 1.391      ;
; 0.830 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.074      ;
; 0.836 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.313      ; 1.336      ;
; 0.838 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.061      ; 1.056      ;
; 0.842 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.063      ;
; 0.843 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.064      ;
; 0.845 ; State_machine:Maq1|counter[5]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.066      ;
; 0.845 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.376      ; 1.408      ;
; 0.855 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.061      ; 1.073      ;
; 0.856 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.306      ; 2.339      ;
; 0.856 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.306      ; 2.339      ;
; 0.857 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.078      ;
; 0.859 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.080      ;
; 0.859 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.080      ;
; 0.860 ; State_machine:Maq1|counter[6]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.081      ;
; 0.861 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.082      ;
; 0.866 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.313      ; 1.366      ;
; 0.867 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.313      ; 1.367      ;
; 0.892 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.313      ; 1.392      ;
; 0.909 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.313      ; 1.409      ;
; 0.910 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0  ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.621      ; 2.738      ;
; 0.911 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_we_reg       ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.617      ; 2.735      ;
; 0.911 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.617      ; 2.735      ;
; 0.917 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|state.INIT                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.138      ;
; 0.939 ; State_machine:Maq1|counter[6]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.376      ; 1.502      ;
; 0.952 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.173      ;
; 0.953 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.174      ;
; 0.954 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.175      ;
; 0.955 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.176      ;
; 0.955 ; State_machine:Maq1|counter[5]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.176      ;
; 0.959 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.554      ; 2.720      ;
; 0.960 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.063      ; 1.180      ;
; 0.964 ; State_machine:Maq1|incremento[3]      ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.063      ; 1.184      ;
; 0.965 ; State_machine:Maq1|state.IDLE         ; State_machine:Maq1|state.INIT                                                                            ; clk                                   ; clk         ; 0.000        ; 0.063      ; 1.185      ;
; 0.969 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.190      ;
; 0.971 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.192      ;
; 0.973 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.194      ;
; 0.974 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[0]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.302      ; 2.453      ;
; 0.978 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.063      ; 1.198      ;
; 0.983 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; clk                                   ; clk         ; 0.000        ; 0.061      ; 1.201      ;
; 0.987 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; clk                                   ; clk         ; 0.000        ; 0.061      ; 1.205      ;
; 0.991 ; State_machine:Maq1|incremento[6]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.063      ; 1.211      ;
; 0.991 ; State_machine:Maq1|incremento[2]      ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.063      ; 1.211      ;
; 0.992 ; State_machine:Maq1|incremento[5]      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.063      ; 1.212      ;
; 0.993 ; State_machine:Maq1|incremento[4]      ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.063      ; 1.213      ;
; 1.001 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.222      ;
; 1.002 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.061      ; 1.220      ;
; 1.003 ; State_machine:Maq1|counter[6]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.313      ; 1.503      ;
; 1.024 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 2.179      ; 3.609      ;
; 1.041 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.285      ;
; 1.042 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.286      ;
; 1.055 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.299      ;
; 1.055 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.868      ; 3.299      ;
; 1.064 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.285      ;
; 1.065 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.286      ;
; 1.066 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.064      ; 1.287      ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'State_machine:Maq1|state.TUNNING_WORD'                                                                                                   ;
+-------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 1.740 ; State_machine:Maq1|state.INIT ; State_machine:Maq1|we_control ; clk          ; State_machine:Maq1|state.TUNNING_WORD ; 0.000        ; -1.199     ; 0.561      ;
+-------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 345.07 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; State_machine:Maq1|state.TUNNING_WORD ; -2.522 ; -2.522        ;
; clk                                   ; -1.898 ; -60.707       ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; clk                                   ; 0.310 ; 0.000         ;
; State_machine:Maq1|state.TUNNING_WORD ; 1.587 ; 0.000         ;
+---------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -3.000 ; -57.696       ;
; State_machine:Maq1|state.TUNNING_WORD ; 0.417  ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'State_machine:Maq1|state.TUNNING_WORD'                                                                                                    ;
+--------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -2.522 ; State_machine:Maq1|state.INIT ; State_machine:Maq1|we_control ; clk          ; State_machine:Maq1|state.TUNNING_WORD ; 1.000        ; -1.191     ; 0.560      ;
+--------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                        ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.898 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[13]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.832      ;
; -1.865 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.799      ;
; -1.862 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.796      ;
; -1.859 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.793      ;
; -1.832 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.164      ; 3.016      ;
; -1.780 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.215      ; 3.015      ;
; -1.734 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.672      ;
; -1.731 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.665      ;
; -1.727 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.661      ;
; -1.676 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[5]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.614      ;
; -1.676 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[6]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.614      ;
; -1.676 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[3]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.614      ;
; -1.676 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[4]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.614      ;
; -1.676 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[2]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.614      ;
; -1.676 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[1]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.614      ;
; -1.676 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[0]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.614      ;
; -1.635 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.573      ;
; -1.633 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.571      ;
; -1.629 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.567      ;
; -1.627 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.565      ;
; -1.616 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[13]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.550      ;
; -1.612 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.549      ;
; -1.583 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.517      ;
; -1.580 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.514      ;
; -1.577 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.511      ;
; -1.550 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.164      ; 2.734      ;
; -1.530 ; State_machine:Maq1|ram_init           ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.467      ;
; -1.498 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.215      ; 2.733      ;
; -1.477 ; State_machine:Maq1|state.IDLE         ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.414      ;
; -1.462 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.396      ;
; -1.449 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.383      ;
; -1.445 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.379      ;
; -1.434 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.368      ;
; -1.434 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.368      ;
; -1.430 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.364      ;
; -1.427 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.361      ;
; -1.426 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.360      ;
; -1.401 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.339      ;
; -1.356 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.294      ;
; -1.356 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.294      ;
; -1.348 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.286      ;
; -1.348 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.286      ;
; -1.321 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|tuning_selected                                                                       ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.259      ;
; -1.313 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|state.DDS_RUN                                                                         ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.251      ;
; -1.305 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.243      ;
; -1.301 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.239      ;
; -1.289 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.226      ;
; -1.270 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.207      ;
; -1.270 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.207      ;
; -1.270 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.207      ;
; -1.270 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.207      ;
; -1.270 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.207      ;
; -1.270 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.207      ;
; -1.270 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 2.207      ;
; -1.205 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.143      ;
; -1.201 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.139      ;
; -1.180 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.114      ;
; -1.152 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.086      ;
; -1.152 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.086      ;
; -1.148 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.082      ;
; -1.145 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.079      ;
; -1.144 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; clk                                   ; clk         ; 1.000        ; -0.061     ; 2.078      ;
; -1.105 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.043      ;
; -1.101 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.057     ; 2.039      ;
; -1.070 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[13]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.627      ; 3.372      ;
; -1.037 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.627      ; 3.339      ;
; -1.034 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.627      ; 3.336      ;
; -1.031 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.627      ; 3.333      ;
; -1.022 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.165      ; 2.207      ;
; -1.004 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.852      ; 3.556      ;
; -1.001 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.938      ;
; -0.971 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.165      ; 2.156      ;
; -0.970 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.216      ; 2.206      ;
; -0.952 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.903      ; 3.555      ;
; -0.936 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.873      ;
; -0.927 ; State_machine:Maq1|incremento[2]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.864      ;
; -0.919 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.216      ; 2.155      ;
; -0.918 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.855      ;
; -0.909 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.056     ; 1.848      ;
; -0.909 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.056     ; 1.848      ;
; -0.903 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.627      ; 3.205      ;
; -0.901 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.838      ;
; -0.899 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.627      ; 3.201      ;
; -0.883 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.820      ;
; -0.875 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.056     ; 1.814      ;
; -0.875 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.056     ; 1.814      ;
; -0.836 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.773      ;
; -0.832 ; State_machine:Maq1|incremento[3]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.769      ;
; -0.829 ; State_machine:Maq1|incremento[4]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.766      ;
; -0.827 ; State_machine:Maq1|incremento[2]      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.764      ;
; -0.818 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.755      ;
; -0.814 ; State_machine:Maq1|incremento[3]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.751      ;
; -0.809 ; State_machine:Maq1|incremento[2]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.058     ; 1.746      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 0.310 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|state.INIT                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; State_machine:Maq1|ram_init           ; State_machine:Maq1|ram_init                                                                              ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.482 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.054      ; 0.680      ;
; 0.485 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; clk                                   ; clk         ; 0.000        ; 0.054      ; 0.683      ;
; 0.491 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; clk                                   ; clk         ; 0.000        ; 0.054      ; 0.689      ;
; 0.499 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; clk                                   ; clk         ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.054      ; 0.698      ;
; 0.510 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.711      ;
; 0.510 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.711      ;
; 0.511 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.712      ;
; 0.513 ; State_machine:Maq1|counter[6]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.714      ;
; 0.513 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.714      ;
; 0.515 ; State_machine:Maq1|counter[5]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.716      ;
; 0.586 ; State_machine:Maq1|counter[6]         ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; clk                                   ; clk         ; 0.000        ; 0.054      ; 0.784      ;
; 0.618 ; State_machine:Maq1|counter[7]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.819      ;
; 0.656 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[7]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.697      ; 2.697      ;
; 0.656 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[4]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.697      ; 2.697      ;
; 0.656 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[3]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.697      ; 2.697      ;
; 0.656 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[5]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.697      ; 2.697      ;
; 0.656 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[6]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.697      ; 2.697      ;
; 0.656 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[2]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.697      ; 2.697      ;
; 0.656 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[1]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.697      ; 2.697      ;
; 0.656 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[0]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.697      ; 2.697      ;
; 0.691 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|ram_init                                                                              ; clk                                   ; clk         ; 0.000        ; 0.058      ; 0.893      ;
; 0.700 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[4]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.742      ;
; 0.700 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[5]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.742      ;
; 0.700 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[6]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.742      ;
; 0.700 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[3]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.742      ;
; 0.700 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[2]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.742      ;
; 0.700 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[1]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.742      ;
; 0.700 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[0]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.742      ;
; 0.715 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|state.DDS_RUN                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.757      ;
; 0.720 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.694      ; 2.758      ;
; 0.720 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.694      ; 2.758      ;
; 0.721 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.694      ; 2.759      ;
; 0.723 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.694      ; 2.761      ;
; 0.724 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.694      ; 2.762      ;
; 0.724 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.694      ; 2.762      ;
; 0.730 ; State_machine:Maq1|state.IDLE         ; State_machine:Maq1|state.IDLE                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.931      ;
; 0.733 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|tuning_selected                                                                       ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.775      ;
; 0.734 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.335      ; 1.238      ;
; 0.739 ; State_machine:Maq1|ram_init           ; State_machine:Maq1|state.IDLE                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.940      ;
; 0.751 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.191      ; 2.106      ;
; 0.751 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.191      ; 2.106      ;
; 0.753 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.954      ;
; 0.754 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.955      ;
; 0.757 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.335      ; 1.261      ;
; 0.758 ; State_machine:Maq1|counter[5]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.959      ;
; 0.758 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.335      ; 1.262      ;
; 0.760 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.961      ;
; 0.764 ; State_machine:Maq1|counter[6]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.965      ;
; 0.764 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.965      ;
; 0.767 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.968      ;
; 0.768 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.054      ; 0.966      ;
; 0.771 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 0.972      ;
; 0.780 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.335      ; 1.284      ;
; 0.782 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.054      ; 0.980      ;
; 0.792 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.698      ; 2.834      ;
; 0.796 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.335      ; 1.300      ;
; 0.796 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.275      ; 1.240      ;
; 0.809 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[0]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.187      ; 2.160      ;
; 0.813 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0  ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.472      ; 2.474      ;
; 0.815 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_we_reg       ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.468      ; 2.472      ;
; 0.815 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.468      ; 2.472      ;
; 0.819 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.275      ; 1.263      ;
; 0.820 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.275      ; 1.264      ;
; 0.822 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|state.INIT                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.023      ;
; 0.842 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.043      ;
; 0.842 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.275      ; 1.286      ;
; 0.843 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.044      ;
; 0.847 ; State_machine:Maq1|counter[5]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.048      ;
; 0.849 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.050      ;
; 0.850 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.051      ;
; 0.856 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.057      ;
; 0.858 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.275      ; 1.302      ;
; 0.860 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.061      ;
; 0.863 ; State_machine:Maq1|incremento[3]      ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.056      ; 1.063      ;
; 0.867 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.068      ;
; 0.867 ; State_machine:Maq1|state.IDLE         ; State_machine:Maq1|state.INIT                                                                            ; clk                                   ; clk         ; 0.000        ; 0.056      ; 1.067      ;
; 0.867 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.056      ; 1.067      ;
; 0.868 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.056      ; 1.068      ;
; 0.871 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.408      ; 2.468      ;
; 0.884 ; State_machine:Maq1|counter[6]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.335      ; 1.388      ;
; 0.885 ; State_machine:Maq1|incremento[4]      ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.056      ; 1.085      ;
; 0.886 ; State_machine:Maq1|incremento[2]      ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.056      ; 1.086      ;
; 0.886 ; State_machine:Maq1|incremento[6]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.056      ; 1.086      ;
; 0.891 ; State_machine:Maq1|incremento[5]      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.056      ; 1.091      ;
; 0.897 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; clk                                   ; clk         ; 0.000        ; 0.054      ; 1.095      ;
; 0.904 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; clk                                   ; clk         ; 0.000        ; 0.054      ; 1.102      ;
; 0.905 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.106      ;
; 0.913 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.054      ; 1.111      ;
; 0.938 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.139      ;
; 0.939 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.140      ;
; 0.945 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.146      ;
; 0.946 ; State_machine:Maq1|counter[6]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.275      ; 1.390      ;
; 0.956 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.057      ; 1.157      ;
; 0.964 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.975      ; 3.308      ;
; 0.969 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.187      ; 2.320      ;
; 0.969 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.187      ; 2.320      ;
; 0.969 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.187      ; 2.320      ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'State_machine:Maq1|state.TUNNING_WORD'                                                                                                    ;
+-------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 1.587 ; State_machine:Maq1|state.INIT ; State_machine:Maq1|we_control ; clk          ; State_machine:Maq1|state.TUNNING_WORD ; 0.000        ; -1.098     ; 0.509      ;
+-------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; State_machine:Maq1|state.TUNNING_WORD ; -1.296 ; -1.296        ;
; clk                                   ; -0.873 ; -23.878       ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; clk                                   ; 0.186 ; 0.000         ;
; State_machine:Maq1|state.TUNNING_WORD ; 0.998 ; 0.000         ;
+---------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clk                                   ; -3.000 ; -57.593       ;
; State_machine:Maq1|state.TUNNING_WORD ; 0.433  ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'State_machine:Maq1|state.TUNNING_WORD'                                                                                                    ;
+--------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -1.296 ; State_machine:Maq1|state.INIT ; State_machine:Maq1|we_control ; clk          ; State_machine:Maq1|state.TUNNING_WORD ; 1.000        ; -0.777     ; 0.343      ;
+--------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                        ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.873 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.103      ; 1.985      ;
; -0.867 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[13]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.815      ;
; -0.855 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.803      ;
; -0.849 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.797      ;
; -0.847 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.795      ;
; -0.841 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.135      ; 1.985      ;
; -0.790 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.738      ;
; -0.789 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.737      ;
; -0.711 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.661      ;
; -0.692 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.103      ; 1.804      ;
; -0.686 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[13]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.634      ;
; -0.678 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.628      ;
; -0.677 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.627      ;
; -0.674 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.622      ;
; -0.674 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.624      ;
; -0.672 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.622      ;
; -0.668 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.616      ;
; -0.666 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.614      ;
; -0.660 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.135      ; 1.804      ;
; -0.656 ; State_machine:Maq1|ram_init           ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.605      ;
; -0.622 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[3]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.572      ;
; -0.622 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[4]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.572      ;
; -0.622 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[6]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.572      ;
; -0.622 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[5]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.572      ;
; -0.622 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[2]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.572      ;
; -0.622 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[1]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.572      ;
; -0.622 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|incremento[0]                                                                         ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.572      ;
; -0.617 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.565      ;
; -0.609 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.557      ;
; -0.608 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.556      ;
; -0.607 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.555      ;
; -0.605 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.553      ;
; -0.605 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.553      ;
; -0.601 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.549      ;
; -0.599 ; State_machine:Maq1|state.DDS_RUN      ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.547      ;
; -0.585 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.534      ;
; -0.585 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.534      ;
; -0.585 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.534      ;
; -0.585 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.534      ;
; -0.585 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.534      ;
; -0.585 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.534      ;
; -0.585 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.534      ;
; -0.585 ; State_machine:Maq1|state.DDS_RUN      ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.534      ;
; -0.564 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.179      ; 2.357      ;
; -0.558 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[13]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 2.187      ;
; -0.550 ; State_machine:Maq1|state.IDLE         ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.499      ;
; -0.546 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 2.175      ;
; -0.540 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 2.169      ;
; -0.538 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 2.167      ;
; -0.532 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.211      ; 2.357      ;
; -0.530 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|tuning_selected                                                                       ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.480      ;
; -0.522 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|state.DDS_RUN                                                                         ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.472      ;
; -0.497 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.447      ;
; -0.496 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.446      ;
; -0.493 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.443      ;
; -0.491 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.441      ;
; -0.481 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 2.110      ;
; -0.480 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 2.109      ;
; -0.472 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.422      ;
; -0.468 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.418      ;
; -0.436 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.384      ;
; -0.426 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.374      ;
; -0.424 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.372      ;
; -0.424 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.372      ;
; -0.422 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.371      ;
; -0.420 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.368      ;
; -0.418 ; State_machine:Maq1|state.INIT         ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; clk                                   ; clk         ; 1.000        ; -0.039     ; 1.366      ;
; -0.404 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.353      ;
; -0.404 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.354      ;
; -0.400 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.350      ;
; -0.380 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.329      ;
; -0.380 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.329      ;
; -0.380 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.329      ;
; -0.380 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.329      ;
; -0.380 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.329      ;
; -0.380 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.038     ; 1.329      ;
; -0.369 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.039      ; 2.000      ;
; -0.368 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.039      ; 1.999      ;
; -0.365 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.039      ; 1.996      ;
; -0.363 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.039      ; 1.994      ;
; -0.345 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.104      ; 1.458      ;
; -0.336 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.286      ;
; -0.332 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.282      ;
; -0.326 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.039      ; 1.957      ;
; -0.323 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.104      ; 1.436      ;
; -0.313 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.136      ; 1.458      ;
; -0.308 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 1.937      ;
; -0.298 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 1.927      ;
; -0.296 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 1.925      ;
; -0.296 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 1.925      ;
; -0.292 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 1.921      ;
; -0.291 ; State_machine:Maq1|counter[1]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 1.000        ; 0.136      ; 1.436      ;
; -0.290 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.037      ; 1.919      ;
; -0.268 ; State_machine:Maq1|counter[0]         ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.218      ;
; -0.242 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|tuning_selected                                                                       ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.039      ; 1.873      ;
; -0.241 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.191      ;
; -0.237 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.187      ;
; -0.235 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 1.000        ; -0.037     ; 1.185      ;
; -0.230 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|state.DDS_RUN                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.500        ; 1.039      ; 1.861      ;
; -0.193 ; State_machine:Maq1|counter[0]         ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; clk                                   ; clk         ; 1.000        ; -0.036     ; 1.144      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|state.INIT                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; State_machine:Maq1|ram_init           ; State_machine:Maq1|ram_init                                                                              ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.270 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|state.DDS_RUN                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.084      ; 1.568      ;
; 0.280 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|tuning_selected                                                                       ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.084      ; 1.574      ;
; 0.304 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; State_machine:Maq1|counter[6]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; State_machine:Maq1|counter[5]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.315 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[4]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.607      ;
; 0.315 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[5]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.607      ;
; 0.315 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[6]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.607      ;
; 0.315 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[2]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.607      ;
; 0.315 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[3]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.607      ;
; 0.315 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[1]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.607      ;
; 0.315 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|incremento[0]                                                                         ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.607      ;
; 0.327 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[3]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.619      ;
; 0.327 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[4]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.619      ;
; 0.327 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[7]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.619      ;
; 0.327 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[5]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.619      ;
; 0.327 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[6]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.619      ;
; 0.327 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[2]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.619      ;
; 0.327 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[1]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.619      ;
; 0.327 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|counter[0]                                                                            ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.083      ; 1.619      ;
; 0.333 ; State_machine:Maq1|counter[6]         ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.341 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.082      ; 1.632      ;
; 0.341 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.082      ; 1.632      ;
; 0.342 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.082      ; 1.633      ;
; 0.345 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.082      ; 1.636      ;
; 0.345 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[8]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.082      ; 1.636      ;
; 0.346 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[10]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.082      ; 1.637      ;
; 0.360 ; State_machine:Maq1|counter[7]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.481      ;
; 0.381 ; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|state.TUNNING_WORD                                                                    ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.084      ; 1.674      ;
; 0.384 ; State_machine:Maq1|state.INIT         ; State_machine:Maq1|ram_init                                                                              ; clk                                   ; clk         ; 0.000        ; 0.038      ; 0.506      ;
; 0.395 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.218      ; 0.717      ;
; 0.402 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.777      ; 1.283      ;
; 0.402 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.777      ; 1.283      ;
; 0.414 ; State_machine:Maq1|ram_init           ; State_machine:Maq1|state.IDLE                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.535      ;
; 0.420 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.218      ; 0.742      ;
; 0.420 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.218      ; 0.742      ;
; 0.432 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.218      ; 0.754      ;
; 0.435 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.555      ;
; 0.437 ; State_machine:Maq1|state.IDLE         ; State_machine:Maq1|state.IDLE                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.558      ;
; 0.437 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.177      ; 0.718      ;
; 0.441 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.218      ; 0.763      ;
; 0.443 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.446 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[3]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.084      ; 1.739      ;
; 0.447 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[4]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.084      ; 1.740      ;
; 0.449 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[1]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.084      ; 1.742      ;
; 0.450 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[2]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.084      ; 1.743      ;
; 0.451 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[0]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.775      ; 1.330      ;
; 0.453 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; State_machine:Maq1|counter[5]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.462 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.177      ; 0.743      ;
; 0.462 ; State_machine:Maq1|counter[2]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.177      ; 0.743      ;
; 0.463 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; State_machine:Maq1|counter[6]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.264      ; 1.957      ;
; 0.465 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.468 ; State_machine:Maq1|counter[2]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.589      ;
; 0.474 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.177      ; 0.755      ;
; 0.483 ; State_machine:Maq1|counter[4]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.177      ; 0.764      ;
; 0.494 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.957      ; 1.575      ;
; 0.494 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0  ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.959      ; 1.577      ;
; 0.494 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_we_reg       ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.957      ; 1.575      ;
; 0.495 ; State_machine:Maq1|counter[6]         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                   ; clk         ; 0.000        ; 0.218      ; 0.817      ;
; 0.498 ; State_machine:Maq1|tuning_selected    ; State_machine:Maq1|state.INIT                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.619      ;
; 0.506 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.223      ; 1.958      ;
; 0.507 ; State_machine:Maq1|incremento[3]      ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; State_machine:Maq1|state.IDLE         ; State_machine:Maq1|state.INIT                                                                            ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; State_machine:Maq1|incremento[1]      ; State_machine:Maq1|counter[1]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.627      ;
; 0.509 ; State_machine:Maq1|counter[7]         ; single_port_ram:ram1|ram_rtl_0_bypass[15]                                                                ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[9]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.082      ; 1.800      ;
; 0.510 ; State_machine:Maq1|counter[5]         ; single_port_ram:ram1|ram_rtl_0_bypass[11]                                                                ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; State_machine:Maq1|state.TUNNING_WORD ; single_port_ram:ram1|ram_rtl_0_bypass[5]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 1.082      ; 1.801      ;
; 0.515 ; State_machine:Maq1|incremento[0]      ; State_machine:Maq1|counter[0]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.635      ;
; 0.516 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[3]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; State_machine:Maq1|counter[5]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; State_machine:Maq1|counter[3]         ; single_port_ram:ram1|ram_rtl_0_bypass[7]                                                                 ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; State_machine:Maq1|counter[3]         ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; State_machine:Maq1|counter[1]         ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; State_machine:Maq1|incremento[6]      ; State_machine:Maq1|counter[6]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; State_machine:Maq1|incremento[4]      ; State_machine:Maq1|counter[4]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; State_machine:Maq1|incremento[2]      ; State_machine:Maq1|counter[2]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; State_machine:Maq1|incremento[5]      ; State_machine:Maq1|counter[5]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.525 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|altsyncram:ram_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~portb_address_reg0 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.916      ; 1.565      ;
; 0.529 ; State_machine:Maq1|counter[4]         ; State_machine:Maq1|counter[7]                                                                            ; clk                                   ; clk         ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[14]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.775      ; 1.409      ;
; 0.530 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[12]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.775      ; 1.409      ;
; 0.530 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[16]                                                                ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.775      ; 1.409      ;
; 0.530 ; State_machine:Maq1|we_control         ; single_port_ram:ram1|ram_rtl_0_bypass[6]                                                                 ; State_machine:Maq1|state.TUNNING_WORD ; clk         ; 0.000        ; 0.775      ; 1.409      ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'State_machine:Maq1|state.TUNNING_WORD'                                                                                                    ;
+-------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 0.998 ; State_machine:Maq1|state.INIT ; State_machine:Maq1|we_control ; clk          ; State_machine:Maq1|state.TUNNING_WORD ; 0.000        ; -0.718     ; 0.300      ;
+-------+-------------------------------+-------------------------------+--------------+---------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+----------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; -2.900  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  State_machine:Maq1|state.TUNNING_WORD ; -2.900  ; 0.998 ; N/A      ; N/A     ; 0.399               ;
;  clk                                   ; -2.237  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                        ; -75.005 ; 0.0   ; 0.0      ; 0.0     ; -57.696             ;
;  State_machine:Maq1|state.TUNNING_WORD ; -2.900  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                   ; -72.105 ; 0.000 ; N/A      ; N/A     ; -57.696             ;
+----------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stop                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_maquina[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_maquina[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dds_word[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dds_word[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dds_word[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk                                   ; clk                                   ; 271      ; 0        ; 0        ; 0        ;
; State_machine:Maq1|state.TUNNING_WORD ; clk                                   ; 64       ; 50       ; 0        ; 0        ;
; clk                                   ; State_machine:Maq1|state.TUNNING_WORD ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk                                   ; clk                                   ; 271      ; 0        ; 0        ; 0        ;
; State_machine:Maq1|state.TUNNING_WORD ; clk                                   ; 64       ; 50       ; 0        ; 0        ;
; clk                                   ; State_machine:Maq1|state.TUNNING_WORD ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 129   ; 129  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 152   ; 152  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                               ;
+---------------------------------------+---------------------------------------+------+-------------+
; Target                                ; Clock                                 ; Type ; Status      ;
+---------------------------------------+---------------------------------------+------+-------------+
; State_machine:Maq1|state.TUNNING_WORD ; State_machine:Maq1|state.TUNNING_WORD ; Base ; Constrained ;
; clk                                   ; clk                                   ; Base ; Constrained ;
+---------------------------------------+---------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; control_maquina[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_maquina[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_word[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_word[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_word[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stop               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; control_maquina[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_maquina[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_word[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_word[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_word[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stop               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun May 08 01:01:55 2022
Info: Command: quartus_sta RAM -c RAM
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name State_machine:Maq1|state.TUNNING_WORD State_machine:Maq1|state.TUNNING_WORD
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.900              -2.900 State_machine:Maq1|state.TUNNING_WORD 
    Info (332119):    -2.237             -72.105 clk 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 clk 
    Info (332119):     1.740               0.000 State_machine:Maq1|state.TUNNING_WORD 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -57.696 clk 
    Info (332119):     0.399               0.000 State_machine:Maq1|state.TUNNING_WORD 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.522
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.522              -2.522 State_machine:Maq1|state.TUNNING_WORD 
    Info (332119):    -1.898             -60.707 clk 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 clk 
    Info (332119):     1.587               0.000 State_machine:Maq1|state.TUNNING_WORD 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -57.696 clk 
    Info (332119):     0.417               0.000 State_machine:Maq1|state.TUNNING_WORD 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.296              -1.296 State_machine:Maq1|state.TUNNING_WORD 
    Info (332119):    -0.873             -23.878 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk 
    Info (332119):     0.998               0.000 State_machine:Maq1|state.TUNNING_WORD 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -57.593 clk 
    Info (332119):     0.433               0.000 State_machine:Maq1|state.TUNNING_WORD 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 593 megabytes
    Info: Processing ended: Sun May 08 01:02:01 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


