# Reading E:/IntelFPGAQuartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:42:53 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 08:42:53 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:42:53 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 08:42:53 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:42:53 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 08:42:54 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:42:54 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 08:42:54 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:42:54 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 08:42:54 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.alustim 
# Start time: 08:42:54 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10300000.00 ns testing subtraction
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:54 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:22:54 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:54 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:22:54 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:54 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 09:22:54 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:54 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:22:54 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:55 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 09:22:55 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:22:56 on Oct 24,2019, Elapsed time: 0:40:02
# Errors: 0, Warnings: 0
# vsim work.alustim 
# Start time: 09:22:56 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 66
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:33 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:23:33 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:33 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:23:34 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:34 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 09:23:34 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:34 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:23:34 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:34 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 09:23:34 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:23:34 on Oct 24,2019, Elapsed time: 0:00:38
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 09:23:34 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 66
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:26 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:53:26 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:26 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:53:26 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:26 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 09:53:26 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:26 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Warning: ./alustim.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	alustim
# End time: 09:53:26 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:26 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 09:53:26 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:53:27 on Oct 24,2019, Elapsed time: 0:29:53
# Errors: 1, Warnings: 1
# vsim work.alustim 
# Start time: 09:53:28 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 61
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 66
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:45 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:55:45 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:45 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:55:45 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:45 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 09:55:45 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:45 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Warning: ./alustim.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	alustim
# End time: 09:55:45 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:45 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 09:55:45 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:55:46 on Oct 24,2019, Elapsed time: 0:02:18
# Errors: 2, Warnings: 1
# vsim work.alustim 
# Start time: 09:55:46 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 66
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:49 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:56:49 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:49 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:56:49 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:49 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 09:56:49 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:49 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:56:49 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:49 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 09:56:49 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:56:50 on Oct 24,2019, Elapsed time: 0:01:04
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 09:56:50 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:30 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:58:30 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:30 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:58:30 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:30 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 09:58:30 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:30 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:58:30 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:30 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 09:58:30 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:58:31 on Oct 24,2019, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim work.alustim 
# Start time: 09:58:31 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10400 us  Scope: alustim File: ./alustim.sv Line: 71
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:48 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:58:48 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:48 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:58:48 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:48 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 09:58:48 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:49 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:58:49 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:49 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 09:58:49 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:58:49 on Oct 24,2019, Elapsed time: 0:00:18
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 09:58:49 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:42 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:18:42 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:43 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:18:43 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:43 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:18:43 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:43 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:18:43 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:43 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 10:18:43 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:18:43 on Oct 24,2019, Elapsed time: 0:19:54
# Errors: 0, Warnings: 0
# vsim work.alustim 
# Start time: 10:18:43 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10500 us  Scope: alustim File: ./alustim.sv Line: 76
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:20 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:20:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:20 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:20:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:20 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:20:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:20 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:20:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:20 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 10:20:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:20:21 on Oct 24,2019, Elapsed time: 0:01:38
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 10:20:21 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10500 us  Scope: alustim File: ./alustim.sv Line: 76
# Addition operations complete
# 10600000.00 ns testing subtraction
# Subtraction operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:04 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:22:04 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:04 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:22:04 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:04 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:22:04 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:04 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:22:04 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:04 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 10:22:05 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:22:05 on Oct 24,2019, Elapsed time: 0:01:44
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 10:22:05 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# Subtraction operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:41 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:23:41 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:41 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:23:41 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:41 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:23:42 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:42 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Error: (vlog-13069) ./alustim.sv(111): near "*": syntax error, unexpected '*'.
# End time: 10:23:42 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/IntelFPGAQuartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# E:/IntelFPGAQuartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alustim.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:56 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:23:56 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:56 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:23:56 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:56 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:23:56 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:56 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:23:56 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:56 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 10:23:56 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:23:57 on Oct 24,2019, Elapsed time: 0:01:52
# Errors: 4, Warnings: 0
# vsim work.alustim 
# Start time: 10:23:57 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10800 us  Scope: alustim File: ./alustim.sv Line: 95
# ** Error: Assertion error.
#    Time: 10900 us  Scope: alustim File: ./alustim.sv Line: 100
# ** Error: Assertion error.
#    Time: 11 ms  Scope: alustim File: ./alustim.sv Line: 105
# ** Error: Assertion error.
#    Time: 11100 us  Scope: alustim File: ./alustim.sv Line: 110
# Subtraction operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:20 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:24:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:20 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:24:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:20 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:24:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:20 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:24:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:20 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 10:24:20 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:24:21 on Oct 24,2019, Elapsed time: 0:00:24
# Errors: 4, Warnings: 0
# vsim work.alustim 
# Start time: 10:24:21 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10800 us  Scope: alustim File: ./alustim.sv Line: 95
# Subtraction operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:10 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:31:10 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:10 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:31:10 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:10 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:31:10 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:10 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:31:10 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:10 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 10:31:10 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:31:11 on Oct 24,2019, Elapsed time: 0:06:50
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 10:31:11 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 11 ms  Scope: alustim File: ./alustim.sv Line: 106
# ** Error: Assertion error.
#    Time: 11100 us  Scope: alustim File: ./alustim.sv Line: 111
# Subtraction operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:25 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:32:25 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:25 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:32:25 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:25 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:32:25 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:25 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:32:25 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:25 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 10:32:25 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:32:26 on Oct 24,2019, Elapsed time: 0:01:15
# Errors: 2, Warnings: 0
# vsim work.alustim 
# Start time: 10:32:26 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 11100 us  Scope: alustim File: ./alustim.sv Line: 111
# Subtraction operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:05 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:33:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:05 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:33:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:05 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:33:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:05 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:33:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:05 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 10:33:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:33:06 on Oct 24,2019, Elapsed time: 0:00:40
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 10:33:06 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 11100 us  Scope: alustim File: ./alustim.sv Line: 111
# Subtraction operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:05 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:35:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:05 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 10:35:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:05 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 10:35:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:05 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:35:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:05 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 10:35:05 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:35:07 on Oct 24,2019, Elapsed time: 0:02:01
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 10:35:07 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# Subtraction operations complete
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 10:35:53 on Oct 24,2019, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
