

================================================================
== Vivado HLS Report for 'pynq_filters_operator_s'
================================================================
* Date:           Thu Nov 28 03:42:59 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1226|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     211|      3|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     211|   1229|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_4_fu_322_p2                 |     +    |      0|  0|   10|          10|          10|
    |pos1_fu_386_p2                     |     +    |      0|  0|   12|           4|          12|
    |pos2_fu_395_p2                     |     +    |      0|  0|   12|           4|          12|
    |tmp_12_fu_286_p2                   |     +    |      0|  0|   12|           2|          12|
    |tmp_15_fu_194_p2                   |     +    |      0|  0|   12|          12|          12|
    |F2_fu_148_p2                       |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_136_p2                  |     -    |      0|  0|   54|           1|          54|
    |tmp_s_fu_160_p2                    |     -    |      0|  0|   12|           1|          12|
    |Range1_all_ones_1_fu_444_p2        |    and   |      0|  0|    1|           1|           1|
    |Range1_all_ones_2_i_55_fu_712_p2   |    and   |      0|  0|    1|           1|           1|
    |Range1_all_ones_2_mux_i_fu_685_p2  |    and   |      0|  0|    1|           1|           1|
    |Range1_all_ones_fu_614_p2          |    and   |      0|  0|    1|           1|           1|
    |brmerge121_demorgan_i_fu_785_p2    |    and   |      0|  0|    1|           1|           1|
    |carry_1_i_fu_380_p2                |    and   |      0|  0|    1|           1|           1|
    |deleted_zeros_0_not_i_fu_763_p2    |    and   |      0|  0|    1|           1|           1|
    |or_cond115_i_fu_598_p2             |    and   |      0|  0|    1|           1|           1|
    |or_cond117_i_fu_610_p2             |    and   |      0|  0|    1|           1|           1|
    |overflow_fu_779_p2                 |    and   |      0|  0|    1|           1|           1|
    |p_122_i_fu_624_p2                  |    and   |      0|  0|    1|           1|           1|
    |sel_tmp11_fu_516_p2                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp15_fu_740_p2                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp16_fu_745_p2                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp17_demorgan_fu_206_p2       |    and   |      0|  0|    1|           1|           1|
    |sel_tmp18_fu_218_p2                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp22_fu_869_p2                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp2_fu_347_p2                 |    and   |      0|  0|    1|           1|           1|
    |sel_tmp3_fu_352_p2                 |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_fu_572_p2                 |    and   |      0|  0|    1|           1|           1|
    |sel_tmp8_fu_555_p2                 |    and   |      0|  0|    1|           1|           1|
    |tmp28_fu_863_p2                    |    and   |      0|  0|    1|           1|           1|
    |tmp7_fu_438_p2                     |    and   |      0|  0|    1|           1|           1|
    |tmp8_fu_734_p2                     |    and   |      0|  0|    1|           1|           1|
    |tmp_demorgan_fu_102_p2             |    and   |      0|  0|    1|           1|           1|
    |tmp_fu_374_p2                      |    and   |      0|  0|    1|           1|           1|
    |underflow_fu_796_p2                |    and   |      0|  0|    1|           1|           1|
    |tmp_19_fu_428_p2                   |   ashr   |      0|  0|  160|          54|          54|
    |tmp_5_fu_257_p2                    |   ashr   |      0|  0|  160|          54|          54|
    |QUAN_INC_fu_154_p2                 |   icmp   |      0|  0|    5|          12|           1|
    |Range1_all_zeros_1_fu_498_p2       |   icmp   |      0|  0|   19|          54|           1|
    |Range2_all_ones_fu_480_p2          |   icmp   |      0|  0|   19|          54|          54|
    |tmp_11_fu_281_p2                   |   icmp   |      0|  0|    5|          12|           6|
    |tmp_16_fu_200_p2                   |   icmp   |      0|  0|    5|          12|           4|
    |tmp_17_fu_404_p2                   |   icmp   |      0|  0|    5|          12|           6|
    |tmp_21_fu_458_p2                   |   icmp   |      0|  0|    5|          12|           6|
    |tmp_24_fu_486_p2                   |   icmp   |      0|  0|   19|          54|           1|
    |tmp_25_fu_492_p2                   |   icmp   |      0|  0|    5|          12|           6|
    |tmp_2_fu_174_p2                    |   icmp   |      0|  0|    4|          11|          11|
    |tmp_4_fu_180_p2                    |   icmp   |      0|  0|    5|          12|           6|
    |tmp_7_fu_248_p2                    |   icmp   |      0|  0|    5|          12|           4|
    |tmp_8_fu_142_p2                    |   icmp   |      0|  0|   22|          63|           1|
    |tmp_i_54_fu_96_p2                  |   icmp   |      0|  0|   18|          52|           1|
    |tmp_i_fu_90_p2                     |   icmp   |      0|  0|    4|          11|           2|
    |Range2_V_1_fu_468_p2               |   lshr   |      0|  0|  160|          54|          54|
    |r_V_fu_474_p2                      |   lshr   |      0|  0|  160|           2|          54|
    |brmerge123_i_fu_679_p2             |    or    |      0|  0|    1|           1|           1|
    |brmerge_fu_816_p2                  |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_fu_768_p2                |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i_fu_801_p2              |    or    |      0|  0|    1|           1|           1|
    |deleted_ones_0_i_fu_728_p2         |    or    |      0|  0|    1|           1|           1|
    |not_sel_tmp_fu_368_p2              |    or    |      0|  0|    1|           1|           1|
    |p_119_i_fu_629_p2                  |    or    |      0|  0|    1|           1|           1|
    |p_120_i_fu_698_p2                  |    or    |      0|  0|    1|           1|           1|
    |sel_tmp10_fu_510_p2                |    or    |      0|  0|    1|           1|           1|
    |sel_tmp12_demorgan_fu_358_p2       |    or    |      0|  0|    1|           1|           1|
    |sel_tmp60_demorgan_fu_230_p2       |    or    |      0|  0|    1|           1|           1|
    |sel_tmp62_demorgan_fu_847_p2       |    or    |      0|  0|    1|           1|           1|
    |tmp9_fu_811_p2                     |    or    |      0|  0|    1|           1|           1|
    |tmp_27_fu_224_p2                   |    or    |      0|  0|    1|           1|           1|
    |tmp_30_fu_835_p2                   |    or    |      0|  0|    1|           1|           1|
    |F2_2_fu_166_p3                     |  select  |      0|  0|   12|           1|          12|
    |Range1_all_ones_2_i_fu_638_p3      |  select  |      0|  0|    1|           1|           1|
    |Range1_all_zeros_2_i_fu_653_p3     |  select  |      0|  0|    1|           1|           1|
    |Range2_all_ones_1_i_fu_603_p3      |  select  |      0|  0|    1|           1|           1|
    |ap_return                          |  select  |      0|  0|   10|           1|          10|
    |deleted_ones_fu_704_p3             |  select  |      0|  0|    1|           1|           1|
    |deleted_zeros_fu_661_p3            |  select  |      0|  0|    1|           1|           1|
    |p_Val2_16_mux_fu_821_p3            |  select  |      0|  0|   10|           1|           9|
    |p_Val2_3_fu_274_p3                 |  select  |      0|  0|   10|           1|          10|
    |p_Val2_5_fu_577_p3                 |  select  |      0|  0|   10|           1|          10|
    |p_Val2_s_56_fu_828_p3              |  select  |      0|  0|   11|           1|           1|
    |p_Val2_s_fu_236_p3                 |  select  |      0|  0|   54|           1|          54|
    |p_s_fu_267_p3                      |  select  |      0|  0|    2|           1|           2|
    |qb_fu_303_p3                       |  select  |      0|  0|    1|           1|           1|
    |sel_tmp12_fu_633_p3                |  select  |      0|  0|    1|           1|           1|
    |sel_tmp13_fu_646_p3                |  select  |      0|  0|    1|           1|           1|
    |sel_tmp19_fu_840_p3                |  select  |      0|  0|   10|           1|          10|
    |sel_tmp20_fu_851_p3                |  select  |      0|  0|   10|           1|          10|
    |sel_tmp4_fu_544_p3                 |  select  |      0|  0|   10|           1|          10|
    |sel_tmp9_fu_560_p3                 |  select  |      0|  0|   10|           1|          10|
    |sel_tmp_fu_538_p3                  |  select  |      0|  0|   10|           1|          10|
    |sign_assign_fu_749_p3              |  select  |      0|  0|    1|           1|           1|
    |tmp_3_fu_528_p2                    |    shl   |      0|  0|   47|          19|          19|
    |Range1_all_zeros_fu_619_p2         |    xor   |      0|  0|    2|           1|           2|
    |Range2_all_ones_1_not_i_fu_673_p2  |    xor   |      0|  0|    2|           1|           2|
    |brmerge121_i_fu_791_p2             |    xor   |      0|  0|    2|           1|           2|
    |carry_1_not_i_fu_668_p2            |    xor   |      0|  0|    2|           1|           2|
    |deleted_zeros_not_fu_757_p2        |    xor   |      0|  0|    2|           1|           2|
    |rev5_fu_593_p2                     |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_418_p2                      |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp14_fu_723_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp17_fu_212_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_fu_342_p2                 |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp21_fu_858_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp5_fu_567_p2                 |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp7_fu_550_p2                 |    xor   |      0|  0|    2|           1|           2|
    |sign_assign_not_fu_806_p2          |    xor   |      0|  0|    2|           1|           2|
    |tmp_14_fu_336_p2                   |    xor   |      0|  0|    2|           1|           2|
    |tmp_24_not_fu_504_p2               |    xor   |      0|  0|    2|           1|           2|
    |tmp_26_fu_717_p2                   |    xor   |      0|  0|    2|           1|           2|
    |tmp_28_fu_774_p2                   |    xor   |      0|  0|    2|           1|           2|
    |tmp_7_not_fu_362_p2                |    xor   |      0|  0|    2|           1|           2|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      0|  0| 1226|         706|         728|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |F2_2_reg_916                          |  12|   0|   12|          0|
    |F2_reg_902                            |  12|   0|   12|          0|
    |QUAN_INC_reg_910                      |   1|   0|    1|          0|
    |Range1_all_ones_1_reg_1016            |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1044           |   1|   0|    1|          0|
    |Range2_all_ones_reg_1034              |   1|   0|    1|          0|
    |ap_reg_ppstg_F2_2_reg_916_pp0_iter1   |  12|   0|   12|          0|
    |ap_reg_ppstg_isneg_reg_882_pp0_iter1  |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_2_reg_923_pp0_iter1  |   1|   0|    1|          0|
    |brmerge121_demorgan_i_reg_1074        |   1|   0|    1|          0|
    |carry_1_i_reg_990                     |   1|   0|    1|          0|
    |isneg_reg_882                         |   1|   0|    1|          0|
    |man_V_1_reg_897                       |  54|   0|   54|          0|
    |overflow_reg_1068                     |   1|   0|    1|          0|
    |p_Result_s_reg_892                    |  52|   0|   54|          2|
    |p_Val2_4_reg_969                      |  10|   0|   10|          0|
    |p_Val2_5_reg_1055                     |  10|   0|   10|          0|
    |pos1_reg_997                          |  12|   0|   12|          0|
    |rev_reg_1009                          |   1|   0|    1|          0|
    |sel_tmp11_reg_1049                    |   1|   0|    1|          0|
    |sel_tmp12_demorgan_reg_985            |   1|   0|    1|          0|
    |sel_tmp2_reg_975                      |   1|   0|    1|          0|
    |sel_tmp3_reg_980                      |   1|   0|    1|          0|
    |sel_tmp60_demorgan_reg_947            |   1|   0|    1|          0|
    |sign_assign_reg_1062                  |   1|   0|    1|          0|
    |tmp_16_reg_935                        |   1|   0|    1|          0|
    |tmp_17_reg_1002                       |   1|   0|    1|          0|
    |tmp_20_reg_953                        |  10|   0|   10|          0|
    |tmp_21_reg_1028                       |   1|   0|    1|          0|
    |tmp_24_reg_1039                       |   1|   0|    1|          0|
    |tmp_27_reg_941                        |   1|   0|    1|          0|
    |tmp_2_reg_923                         |   1|   0|    1|          0|
    |tmp_34_reg_964                        |   1|   0|    1|          0|
    |tmp_39_reg_1023                       |   1|   0|    1|          0|
    |tmp_4_reg_930                         |   1|   0|    1|          0|
    |tmp_7_reg_959                         |   1|   0|    1|          0|
    |sel_tmp60_demorgan_reg_947            |   0|   1|    1|          0|
    |tmp_16_reg_935                        |   0|   1|    1|          0|
    |tmp_27_reg_941                        |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 211|   3|  216|          2|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------+-----+-----+------------+-------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | pynq_filters_operator() | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | pynq_filters_operator() | return value |
|ap_return  | out |   10| ap_ctrl_hs | pynq_filters_operator() | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | pynq_filters_operator() | return value |
|v          |  in |   64|   ap_none  |            v            |    scalar    |
+-----------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 7.96ns
ST_1: v_read [1/1] 0.00ns
_ifconv:0  %v_read = call double @_ssdm_op_Read.ap_auto.double(double %v)

ST_1: p_Val2_2 [1/1] 0.00ns
_ifconv:1  %p_Val2_2 = bitcast double %v_read to i64

ST_1: loc_V [1/1] 0.00ns
_ifconv:2  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_2, i32 52, i32 62) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:3  %loc_V_1 = trunc i64 %p_Val2_2 to i52

ST_1: tmp_i [1/1] 2.11ns
_ifconv:4  %tmp_i = icmp eq i11 %loc_V, -1

ST_1: tmp_i_54 [1/1] 2.64ns
_ifconv:5  %tmp_i_54 = icmp ne i52 %loc_V_1, 0

ST_1: tmp_demorgan [1/1] 1.37ns
_ifconv:6  %tmp_demorgan = and i1 %tmp_i, %tmp_i_54

ST_1: tmp_10 [1/1] 0.00ns
_ifconv:7  %tmp_10 = trunc i64 %p_Val2_2 to i63

ST_1: isneg [1/1] 0.00ns
_ifconv:8  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 63)

ST_1: tmp_6 [1/1] 0.00ns
_ifconv:9  %tmp_6 = zext i11 %loc_V to i12

ST_1: tmp_1 [1/1] 0.00ns
_ifconv:10  %tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1)

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:11  %p_Result_s = zext i53 %tmp_1 to i54

ST_1: man_V_1 [1/1] 3.16ns
_ifconv:12  %man_V_1 = sub i54 0, %p_Result_s

ST_1: tmp_8 [1/1] 2.70ns
_ifconv:14  %tmp_8 = icmp eq i63 %tmp_10, 0

ST_1: F2 [1/1] 1.84ns
_ifconv:15  %F2 = sub i12 1075, %tmp_6

ST_1: QUAN_INC [1/1] 2.14ns
_ifconv:16  %QUAN_INC = icmp sgt i12 %F2, 0

ST_1: tmp_s [1/1] 1.84ns
_ifconv:17  %tmp_s = sub i12 0, %F2

ST_1: F2_2 [1/1] 1.37ns
_ifconv:18  %F2_2 = select i1 %QUAN_INC, i12 %F2, i12 %tmp_s

ST_1: tmp_2 [1/1] 2.11ns
_ifconv:21  %tmp_2 = icmp eq i11 %loc_V, -973

ST_1: tmp_4 [1/1] 2.14ns
_ifconv:23  %tmp_4 = icmp ult i12 %F2_2, 54

ST_1: tmp6 [1/1] 0.00ns
_ifconv:59  %tmp6 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 -511, i1 %QUAN_INC)

ST_1: tmp_15 [1/1] 1.84ns
_ifconv:60  %tmp_15 = add i12 %tmp6, %tmp_6

ST_1: tmp_16 [1/1] 2.14ns
_ifconv:61  %tmp_16 = icmp sgt i12 %tmp_15, 9

ST_1: sel_tmp17_demorgan [1/1] 0.00ns (grouped into LUT with out node tmp_27)
_ifconv:128  %sel_tmp17_demorgan = and i1 %tmp_i, %tmp_i_54

ST_1: sel_tmp17 [1/1] 0.00ns (grouped into LUT with out node tmp_27)
_ifconv:129  %sel_tmp17 = xor i1 %sel_tmp17_demorgan, true

ST_1: sel_tmp18 [1/1] 0.00ns (grouped into LUT with out node tmp_27)
_ifconv:130  %sel_tmp18 = and i1 %tmp_8, %sel_tmp17

ST_1: tmp_27 [1/1] 1.37ns (out node of the LUT)
_ifconv:131  %tmp_27 = or i1 %sel_tmp18, %tmp_demorgan

ST_1: sel_tmp60_demorgan [1/1] 1.37ns
_ifconv:135  %sel_tmp60_demorgan = or i1 %tmp_demorgan, %tmp_8


 <State 2>: 8.14ns
ST_2: p_Val2_s [1/1] 1.37ns
_ifconv:13  %p_Val2_s = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

ST_2: F2_2_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:20  %F2_2_cast = sext i12 %F2_2 to i32

ST_2: tmp_20 [1/1] 0.00ns
_ifconv:22  %tmp_20 = trunc i54 %p_Val2_s to i10

ST_2: tmp_7 [1/1] 2.14ns
_ifconv:24  %tmp_7 = icmp ult i12 %F2_2, 10

ST_2: tmp_9 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:25  %tmp_9 = zext i32 %F2_2_cast to i54

ST_2: tmp_5 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:26  %tmp_5 = ashr i54 %p_Val2_s, %tmp_9

ST_2: tmp_23 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:27  %tmp_23 = trunc i54 %tmp_5 to i10

ST_2: p_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:28  %p_s = select i1 %isneg, i10 -1, i10 0

ST_2: p_Val2_3 [1/1] 3.56ns (out node of the LUT)
_ifconv:32  %p_Val2_3 = select i1 %tmp_4, i10 %tmp_23, i10 %p_s

ST_2: tmp_11 [1/1] 2.14ns
_ifconv:33  %tmp_11 = icmp sgt i12 %F2, 54

ST_2: tmp_12 [1/1] 1.84ns
_ifconv:34  %tmp_12 = add i12 -1, %F2

ST_2: tmp_23_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:35  %tmp_23_cast = zext i12 %tmp_12 to i32

ST_2: tmp_33 [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:36  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_23_cast)

ST_2: qb [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:37  %qb = select i1 %tmp_11, i1 %isneg, i1 %tmp_33

ST_2: tmp_34 [1/1] 0.00ns
_ifconv:38  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_3, i32 9)

ST_2: tmp_13 [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:39  %tmp_13 = zext i1 %qb to i10

ST_2: p_Val2_4 [1/1] 1.84ns (out node of the LUT)
_ifconv:40  %p_Val2_4 = add i10 %p_Val2_3, %tmp_13

ST_2: tmp_35 [1/1] 0.00ns (grouped into LUT with out node carry_1_i)
_ifconv:41  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_4, i32 9)

ST_2: tmp_14 [1/1] 0.00ns (grouped into LUT with out node carry_1_i)
_ifconv:42  %tmp_14 = xor i1 %tmp_35, true

ST_2: sel_tmp1 [1/1] 0.00ns (grouped into LUT with out node sel_tmp2)
_ifconv:44  %sel_tmp1 = xor i1 %tmp_2, true

ST_2: sel_tmp2 [1/1] 1.37ns (out node of the LUT)
_ifconv:45  %sel_tmp2 = and i1 %QUAN_INC, %sel_tmp1

ST_2: sel_tmp3 [1/1] 1.37ns
_ifconv:46  %sel_tmp3 = and i1 %sel_tmp2, %tmp_34

ST_2: sel_tmp12_demorgan [1/1] 1.37ns
_ifconv:51  %sel_tmp12_demorgan = or i1 %tmp_2, %QUAN_INC

ST_2: tmp_7_not [1/1] 0.00ns (grouped into LUT with out node carry_1_i)
_ifconv:55  %tmp_7_not = xor i1 %tmp_7, true

ST_2: not_sel_tmp [1/1] 0.00ns (grouped into LUT with out node carry_1_i)
_ifconv:56  %not_sel_tmp = or i1 %sel_tmp12_demorgan, %tmp_7_not

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node carry_1_i)
_ifconv:57  %tmp = and i1 %not_sel_tmp, %tmp_14

ST_2: carry_1_i [1/1] 1.37ns (out node of the LUT)
_ifconv:58  %carry_1_i = and i1 %tmp, %sel_tmp3

ST_2: pos1 [1/1] 1.84ns
_ifconv:62  %pos1 = add i12 10, %F2

ST_2: pos1_cast [1/1] 0.00ns (grouped into LUT with out node Range1_all_ones_1)
_ifconv:63  %pos1_cast = sext i12 %pos1 to i32

ST_2: pos2 [1/1] 1.84ns
_ifconv:64  %pos2 = add i12 11, %F2

ST_2: pos2_cast [1/1] 0.00ns
_ifconv:65  %pos2_cast = sext i12 %pos2 to i32

ST_2: tmp_17 [1/1] 2.14ns
_ifconv:67  %tmp_17 = icmp slt i12 %pos1, 54

ST_2: tmp_37 [1/1] 0.00ns
_ifconv:68  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

ST_2: rev [1/1] 1.37ns
_ifconv:69  %rev = xor i1 %tmp_37, true

ST_2: tmp_18 [1/1] 0.00ns (grouped into LUT with out node Range1_all_ones_1)
_ifconv:70  %tmp_18 = zext i32 %pos1_cast to i54

ST_2: tmp_19 [1/1] 0.00ns (grouped into LUT with out node Range1_all_ones_1)
_ifconv:71  %tmp_19 = ashr i54 %p_Val2_s, %tmp_18

ST_2: lD [1/1] 0.00ns (grouped into LUT with out node Range1_all_ones_1)
_ifconv:72  %lD = trunc i54 %tmp_19 to i1

ST_2: tmp7 [1/1] 0.00ns (grouped into LUT with out node Range1_all_ones_1)
_ifconv:73  %tmp7 = and i1 %lD, %rev

ST_2: Range1_all_ones_1 [1/1] 3.56ns (out node of the LUT)
_ifconv:74  %Range1_all_ones_1 = and i1 %tmp7, %tmp_17

ST_2: tmp_39 [1/1] 0.00ns
_ifconv:75  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

ST_2: tmp_21 [1/1] 2.14ns
_ifconv:77  %tmp_21 = icmp slt i12 %pos2, 54

ST_2: tmp_22 [1/1] 0.00ns
_ifconv:79  %tmp_22 = zext i32 %pos2_cast to i54

ST_2: Range2_V_1 [1/1] 3.56ns
_ifconv:80  %Range2_V_1 = lshr i54 %p_Val2_s, %tmp_22

ST_2: r_V [1/1] 0.00ns (grouped into LUT with out node Range2_all_ones)
_ifconv:81  %r_V = lshr i54 -1, %tmp_22

ST_2: Range2_all_ones [1/1] 2.65ns (out node of the LUT)
_ifconv:82  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V

ST_2: tmp_24 [1/1] 2.65ns
_ifconv:86  %tmp_24 = icmp eq i54 %Range2_V_1, 0

ST_2: tmp_25 [1/1] 2.14ns
_ifconv:89  %tmp_25 = icmp eq i12 %pos2, 54

ST_2: Range1_all_zeros_1 [1/1] 2.65ns
_ifconv:90  %Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0

ST_2: tmp_24_not [1/1] 0.00ns (grouped into LUT with out node sel_tmp11)
_ifconv:92  %tmp_24_not = xor i1 %tmp_21, true

ST_2: sel_tmp10 [1/1] 0.00ns (grouped into LUT with out node sel_tmp11)
_ifconv:93  %sel_tmp10 = or i1 %tmp_37, %tmp_24_not

ST_2: sel_tmp11 [1/1] 1.37ns (out node of the LUT)
_ifconv:94  %sel_tmp11 = and i1 %tmp_25, %sel_tmp10


 <State 3>: 8.23ns
ST_3: F2_2_cast3 [1/1] 0.00ns (grouped into LUT with out node p_Val2_5)
_ifconv:19  %F2_2_cast3 = sext i12 %F2_2 to i19

ST_3: tmp_19_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_5)
_ifconv:29  %tmp_19_cast = sext i10 %tmp_20 to i19

ST_3: tmp_3 [1/1] 0.00ns (grouped into LUT with out node p_Val2_5)
_ifconv:30  %tmp_3 = shl i19 %tmp_19_cast, %F2_2_cast3

ST_3: tmp_29 [1/1] 0.00ns (grouped into LUT with out node p_Val2_5)
_ifconv:31  %tmp_29 = trunc i19 %tmp_3 to i10

ST_3: sel_tmp [1/1] 0.00ns (grouped into LUT with out node sel_tmp4)
_ifconv:43  %sel_tmp = select i1 %tmp_2, i10 %tmp_20, i10 0

ST_3: sel_tmp4 [1/1] 1.37ns (out node of the LUT)
_ifconv:47  %sel_tmp4 = select i1 %sel_tmp3, i10 %p_Val2_4, i10 %sel_tmp

ST_3: sel_tmp7 [1/1] 0.00ns (grouped into LUT with out node sel_tmp9)
_ifconv:48  %sel_tmp7 = xor i1 %tmp_34, true

ST_3: sel_tmp8 [1/1] 0.00ns (grouped into LUT with out node sel_tmp9)
_ifconv:49  %sel_tmp8 = and i1 %sel_tmp2, %sel_tmp7

ST_3: sel_tmp9 [1/1] 1.37ns (out node of the LUT)
_ifconv:50  %sel_tmp9 = select i1 %sel_tmp8, i10 %p_Val2_4, i10 %sel_tmp4

ST_3: sel_tmp5 [1/1] 0.00ns (grouped into LUT with out node p_Val2_5)
_ifconv:52  %sel_tmp5 = xor i1 %sel_tmp12_demorgan, true

ST_3: sel_tmp6 [1/1] 0.00ns (grouped into LUT with out node p_Val2_5)
_ifconv:53  %sel_tmp6 = and i1 %tmp_7, %sel_tmp5

ST_3: p_Val2_5 [1/1] 2.75ns (out node of the LUT)
_ifconv:54  %p_Val2_5 = select i1 %sel_tmp6, i10 %tmp_29, i10 %sel_tmp9

ST_3: newsignbit [1/1] 0.00ns
_ifconv:66  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_5, i32 9)

ST_3: rev5 [1/1] 1.37ns
_ifconv:76  %rev5 = xor i1 %tmp_39, true

ST_3: or_cond115_i [1/1] 0.00ns (grouped into LUT with out node Range2_all_ones_1_i)
_ifconv:78  %or_cond115_i = and i1 %tmp_21, %rev5

ST_3: Range2_all_ones_1_i [1/1] 1.37ns (out node of the LUT)
_ifconv:83  %Range2_all_ones_1_i = select i1 %or_cond115_i, i1 %Range2_all_ones, i1 %rev5

ST_3: or_cond117_i [1/1] 1.37ns
_ifconv:84  %or_cond117_i = and i1 %tmp_21, %rev

ST_3: Range1_all_ones [1/1] 0.00ns (grouped into LUT with out node Range1_all_ones_2_i)
_ifconv:85  %Range1_all_ones = and i1 %Range2_all_ones_1_i, %Range1_all_ones_1

ST_3: Range1_all_zeros [1/1] 1.37ns
_ifconv:87  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true

ST_3: p_122_i [1/1] 0.00ns (grouped into LUT with out node deleted_zeros_not)
_ifconv:88  %p_122_i = and i1 %tmp_24, %Range1_all_zeros

ST_3: p_119_i [1/1] 0.00ns (grouped into LUT with out node sel_tmp13)
_ifconv:91  %p_119_i = or i1 %Range1_all_zeros_1, %rev

ST_3: sel_tmp12 [1/1] 0.00ns (grouped into LUT with out node Range1_all_ones_2_i)
_ifconv:95  %sel_tmp12 = select i1 %sel_tmp11, i1 %Range1_all_ones_1, i1 %rev

ST_3: Range1_all_ones_2_i [1/1] 1.37ns (out node of the LUT)
_ifconv:96  %Range1_all_ones_2_i = select i1 %or_cond117_i, i1 %Range1_all_ones, i1 %sel_tmp12

ST_3: sel_tmp13 [1/1] 1.37ns (out node of the LUT)
_ifconv:97  %sel_tmp13 = select i1 %sel_tmp11, i1 %Range1_all_zeros, i1 %p_119_i

ST_3: Range1_all_zeros_2_i [1/1] 0.00ns (grouped into LUT with out node deleted_zeros_not)
_ifconv:98  %Range1_all_zeros_2_i = select i1 %or_cond117_i, i1 %p_122_i, i1 %sel_tmp13

ST_3: deleted_zeros [1/1] 0.00ns (grouped into LUT with out node deleted_zeros_not)
_ifconv:99  %deleted_zeros = select i1 %carry_1_i, i1 %Range1_all_ones_2_i, i1 %Range1_all_zeros_2_i

ST_3: carry_1_not_i [1/1] 1.37ns
_ifconv:100  %carry_1_not_i = xor i1 %carry_1_i, true

ST_3: Range2_all_ones_1_not_i [1/1] 0.00ns (grouped into LUT with out node deleted_ones)
_ifconv:101  %Range2_all_ones_1_not_i = xor i1 %Range2_all_ones_1_i, true

ST_3: brmerge123_i [1/1] 0.00ns (grouped into LUT with out node deleted_ones)
_ifconv:102  %brmerge123_i = or i1 %carry_1_not_i, %Range2_all_ones_1_not_i

ST_3: Range1_all_ones_2_mux_i [1/1] 0.00ns (grouped into LUT with out node deleted_ones)
_ifconv:103  %Range1_all_ones_2_mux_i = and i1 %Range1_all_ones_2_i, %carry_1_not_i

ST_3: tmp_40 [1/1] 0.00ns (grouped into LUT with out node deleted_ones)
_ifconv:104  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

ST_3: p_120_i [1/1] 0.00ns (grouped into LUT with out node deleted_ones)
_ifconv:105  %p_120_i = or i1 %tmp_40, %Range1_all_zeros

ST_3: deleted_ones [1/1] 1.37ns (out node of the LUT)
_ifconv:106  %deleted_ones = select i1 %brmerge123_i, i1 %Range1_all_ones_2_mux_i, i1 %p_120_i

ST_3: Range1_all_ones_2_i_55 [1/1] 0.00ns (grouped into LUT with out node sign_assign)
_ifconv:107  %Range1_all_ones_2_i_55 = and i1 %carry_1_i, %Range1_all_ones_2_i

ST_3: tmp_26 [1/1] 0.00ns (grouped into LUT with out node sign_assign)
_ifconv:108  %tmp_26 = xor i1 %Range1_all_ones_2_i_55, true

ST_3: sel_tmp14 [1/1] 1.37ns
_ifconv:109  %sel_tmp14 = xor i1 %tmp_17, true

ST_3: deleted_ones_0_i [1/1] 0.00ns (grouped into LUT with out node brmerge121_demorgan_i)
_ifconv:110  %deleted_ones_0_i = or i1 %deleted_ones, %sel_tmp14

ST_3: tmp8 [1/1] 0.00ns (grouped into LUT with out node sel_tmp15)
_ifconv:111  %tmp8 = and i1 %newsignbit, %sel_tmp14

ST_3: sel_tmp15 [1/1] 1.37ns (out node of the LUT)
_ifconv:112  %sel_tmp15 = and i1 %tmp8, %isneg

ST_3: sel_tmp16 [1/1] 0.00ns (grouped into LUT with out node sign_assign)
_ifconv:113  %sel_tmp16 = and i1 %tmp_17, %isneg

ST_3: sign_assign [1/1] 1.37ns (out node of the LUT)
_ifconv:114  %sign_assign = select i1 %sel_tmp16, i1 %tmp_26, i1 %sel_tmp15

ST_3: deleted_zeros_not [1/1] 1.37ns (out node of the LUT)
_ifconv:115  %deleted_zeros_not = xor i1 %deleted_zeros, true

ST_3: deleted_zeros_0_not_i [1/1] 0.00ns (grouped into LUT with out node overflow)
_ifconv:116  %deleted_zeros_0_not_i = and i1 %tmp_17, %deleted_zeros_not

ST_3: brmerge_i [1/1] 0.00ns (grouped into LUT with out node overflow)
_ifconv:117  %brmerge_i = or i1 %newsignbit, %deleted_zeros_0_not_i

ST_3: tmp_28 [1/1] 0.00ns (grouped into LUT with out node overflow)
_ifconv:118  %tmp_28 = xor i1 %isneg, true

ST_3: overflow [1/1] 1.37ns (out node of the LUT)
_ifconv:119  %overflow = and i1 %brmerge_i, %tmp_28

ST_3: brmerge121_demorgan_i [1/1] 1.37ns (out node of the LUT)
_ifconv:120  %brmerge121_demorgan_i = and i1 %newsignbit, %deleted_ones_0_i


 <State 4>: 5.48ns
ST_4: brmerge121_i [1/1] 0.00ns (grouped into LUT with out node underflow)
_ifconv:121  %brmerge121_i = xor i1 %brmerge121_demorgan_i, true

ST_4: underflow [1/1] 1.37ns (out node of the LUT)
_ifconv:122  %underflow = and i1 %sign_assign, %brmerge121_i

ST_4: brmerge_i_i [1/1] 0.00ns (grouped into LUT with out node agg_result_V)
_ifconv:123  %brmerge_i_i = or i1 %underflow, %overflow

ST_4: sign_assign_not [1/1] 0.00ns (grouped into LUT with out node sel_tmp22)
_ifconv:124  %sign_assign_not = xor i1 %sign_assign, true

ST_4: tmp9 [1/1] 0.00ns (grouped into LUT with out node sel_tmp22)
_ifconv:125  %tmp9 = or i1 %overflow, %sign_assign_not

ST_4: brmerge [1/1] 0.00ns (grouped into LUT with out node sel_tmp22)
_ifconv:126  %brmerge = or i1 %tmp9, %brmerge121_demorgan_i

ST_4: p_Val2_16_mux [1/1] 0.00ns (grouped into LUT with out node agg_result_V)
_ifconv:127  %p_Val2_16_mux = select i1 %brmerge_i_i, i10 511, i10 %p_Val2_5

ST_4: p_Val2_s_56 [1/1] 0.00ns (grouped into LUT with out node sel_tmp19)
_ifconv:132  %p_Val2_s_56 = select i1 %tmp_27, i10 0, i10 -512

ST_4: tmp_30 [1/1] 0.00ns (grouped into LUT with out node sel_tmp19)
_ifconv:133  %tmp_30 = or i1 %tmp_27, %underflow

ST_4: sel_tmp19 [1/1] 1.37ns (out node of the LUT)
_ifconv:134  %sel_tmp19 = select i1 %tmp_30, i10 %p_Val2_s_56, i10 %p_Val2_5

ST_4: sel_tmp62_demorgan [1/1] 0.00ns (grouped into LUT with out node sel_tmp20)
_ifconv:136  %sel_tmp62_demorgan = or i1 %sel_tmp60_demorgan, %tmp_16

ST_4: sel_tmp20 [1/1] 1.37ns (out node of the LUT)
_ifconv:137  %sel_tmp20 = select i1 %sel_tmp62_demorgan, i10 %sel_tmp19, i10 %p_Val2_5

ST_4: sel_tmp21 [1/1] 0.00ns (grouped into LUT with out node sel_tmp22)
_ifconv:138  %sel_tmp21 = xor i1 %sel_tmp60_demorgan, true

ST_4: tmp28 [1/1] 0.00ns (grouped into LUT with out node sel_tmp22)
_ifconv:139  %tmp28 = and i1 %brmerge, %sel_tmp21

ST_4: sel_tmp22 [1/1] 1.37ns (out node of the LUT)
_ifconv:140  %sel_tmp22 = and i1 %tmp28, %tmp_16

ST_4: agg_result_V [1/1] 1.37ns (out node of the LUT)
_ifconv:141  %agg_result_V = select i1 %sel_tmp22, i10 %p_Val2_16_mux, i10 %sel_tmp20

ST_4: stg_147 [1/1] 0.00ns
_ifconv:142  ret i10 %agg_result_V



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_read                  (read          ) [ 00000]
p_Val2_2                (bitcast       ) [ 00000]
loc_V                   (partselect    ) [ 00000]
loc_V_1                 (trunc         ) [ 00000]
tmp_i                   (icmp          ) [ 00000]
tmp_i_54                (icmp          ) [ 00000]
tmp_demorgan            (and           ) [ 00000]
tmp_10                  (trunc         ) [ 00000]
isneg                   (bitselect     ) [ 01110]
tmp_6                   (zext          ) [ 00000]
tmp_1                   (bitconcatenate) [ 00000]
p_Result_s              (zext          ) [ 01100]
man_V_1                 (sub           ) [ 01100]
tmp_8                   (icmp          ) [ 00000]
F2                      (sub           ) [ 01100]
QUAN_INC                (icmp          ) [ 01100]
tmp_s                   (sub           ) [ 00000]
F2_2                    (select        ) [ 01110]
tmp_2                   (icmp          ) [ 01110]
tmp_4                   (icmp          ) [ 01100]
tmp6                    (bitconcatenate) [ 00000]
tmp_15                  (add           ) [ 00000]
tmp_16                  (icmp          ) [ 01111]
sel_tmp17_demorgan      (and           ) [ 00000]
sel_tmp17               (xor           ) [ 00000]
sel_tmp18               (and           ) [ 00000]
tmp_27                  (or            ) [ 01111]
sel_tmp60_demorgan      (or            ) [ 01111]
p_Val2_s                (select        ) [ 00000]
F2_2_cast               (sext          ) [ 00000]
tmp_20                  (trunc         ) [ 01010]
tmp_7                   (icmp          ) [ 01010]
tmp_9                   (zext          ) [ 00000]
tmp_5                   (ashr          ) [ 00000]
tmp_23                  (trunc         ) [ 00000]
p_s                     (select        ) [ 00000]
p_Val2_3                (select        ) [ 00000]
tmp_11                  (icmp          ) [ 00000]
tmp_12                  (add           ) [ 00000]
tmp_23_cast             (zext          ) [ 00000]
tmp_33                  (bitselect     ) [ 00000]
qb                      (select        ) [ 00000]
tmp_34                  (bitselect     ) [ 01010]
tmp_13                  (zext          ) [ 00000]
p_Val2_4                (add           ) [ 01010]
tmp_35                  (bitselect     ) [ 00000]
tmp_14                  (xor           ) [ 00000]
sel_tmp1                (xor           ) [ 00000]
sel_tmp2                (and           ) [ 01010]
sel_tmp3                (and           ) [ 01010]
sel_tmp12_demorgan      (or            ) [ 01010]
tmp_7_not               (xor           ) [ 00000]
not_sel_tmp             (or            ) [ 00000]
tmp                     (and           ) [ 00000]
carry_1_i               (and           ) [ 01010]
pos1                    (add           ) [ 01010]
pos1_cast               (sext          ) [ 00000]
pos2                    (add           ) [ 00000]
pos2_cast               (sext          ) [ 00000]
tmp_17                  (icmp          ) [ 01010]
tmp_37                  (bitselect     ) [ 00000]
rev                     (xor           ) [ 01010]
tmp_18                  (zext          ) [ 00000]
tmp_19                  (ashr          ) [ 00000]
lD                      (trunc         ) [ 00000]
tmp7                    (and           ) [ 00000]
Range1_all_ones_1       (and           ) [ 01010]
tmp_39                  (bitselect     ) [ 01010]
tmp_21                  (icmp          ) [ 01010]
tmp_22                  (zext          ) [ 00000]
Range2_V_1              (lshr          ) [ 00000]
r_V                     (lshr          ) [ 00000]
Range2_all_ones         (icmp          ) [ 01010]
tmp_24                  (icmp          ) [ 01010]
tmp_25                  (icmp          ) [ 00000]
Range1_all_zeros_1      (icmp          ) [ 01010]
tmp_24_not              (xor           ) [ 00000]
sel_tmp10               (or            ) [ 00000]
sel_tmp11               (and           ) [ 01010]
F2_2_cast3              (sext          ) [ 00000]
tmp_19_cast             (sext          ) [ 00000]
tmp_3                   (shl           ) [ 00000]
tmp_29                  (trunc         ) [ 00000]
sel_tmp                 (select        ) [ 00000]
sel_tmp4                (select        ) [ 00000]
sel_tmp7                (xor           ) [ 00000]
sel_tmp8                (and           ) [ 00000]
sel_tmp9                (select        ) [ 00000]
sel_tmp5                (xor           ) [ 00000]
sel_tmp6                (and           ) [ 00000]
p_Val2_5                (select        ) [ 01001]
newsignbit              (bitselect     ) [ 00000]
rev5                    (xor           ) [ 00000]
or_cond115_i            (and           ) [ 00000]
Range2_all_ones_1_i     (select        ) [ 00000]
or_cond117_i            (and           ) [ 00000]
Range1_all_ones         (and           ) [ 00000]
Range1_all_zeros        (xor           ) [ 00000]
p_122_i                 (and           ) [ 00000]
p_119_i                 (or            ) [ 00000]
sel_tmp12               (select        ) [ 00000]
Range1_all_ones_2_i     (select        ) [ 00000]
sel_tmp13               (select        ) [ 00000]
Range1_all_zeros_2_i    (select        ) [ 00000]
deleted_zeros           (select        ) [ 00000]
carry_1_not_i           (xor           ) [ 00000]
Range2_all_ones_1_not_i (xor           ) [ 00000]
brmerge123_i            (or            ) [ 00000]
Range1_all_ones_2_mux_i (and           ) [ 00000]
tmp_40                  (bitselect     ) [ 00000]
p_120_i                 (or            ) [ 00000]
deleted_ones            (select        ) [ 00000]
Range1_all_ones_2_i_55  (and           ) [ 00000]
tmp_26                  (xor           ) [ 00000]
sel_tmp14               (xor           ) [ 00000]
deleted_ones_0_i        (or            ) [ 00000]
tmp8                    (and           ) [ 00000]
sel_tmp15               (and           ) [ 00000]
sel_tmp16               (and           ) [ 00000]
sign_assign             (select        ) [ 01001]
deleted_zeros_not       (xor           ) [ 00000]
deleted_zeros_0_not_i   (and           ) [ 00000]
brmerge_i               (or            ) [ 00000]
tmp_28                  (xor           ) [ 00000]
overflow                (and           ) [ 01001]
brmerge121_demorgan_i   (and           ) [ 01001]
brmerge121_i            (xor           ) [ 00000]
underflow               (and           ) [ 00000]
brmerge_i_i             (or            ) [ 00000]
sign_assign_not         (xor           ) [ 00000]
tmp9                    (or            ) [ 00000]
brmerge                 (or            ) [ 00000]
p_Val2_16_mux           (select        ) [ 00000]
p_Val2_s_56             (select        ) [ 00000]
tmp_30                  (or            ) [ 00000]
sel_tmp19               (select        ) [ 00000]
sel_tmp62_demorgan      (or            ) [ 00000]
sel_tmp20               (select        ) [ 00000]
sel_tmp21               (xor           ) [ 00000]
tmp28                   (and           ) [ 00000]
sel_tmp22               (and           ) [ 00000]
agg_result_V            (select        ) [ 00000]
stg_147                 (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="v_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_Val2_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="loc_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="0" index="3" bw="7" slack="0"/>
<pin id="81" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="loc_V_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="11" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_i_54_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="52" slack="0"/>
<pin id="98" dir="0" index="1" bw="52" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_54/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_demorgan_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_demorgan/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_10_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="isneg_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="53" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="52" slack="0"/>
<pin id="128" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Result_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="53" slack="0"/>
<pin id="134" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="man_V_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="53" slack="0"/>
<pin id="139" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_8_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="63" slack="0"/>
<pin id="144" dir="0" index="1" bw="63" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="F2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="QUAN_INC_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="12" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="QUAN_INC/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="0"/>
<pin id="163" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="F2_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="F2_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="11" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="12" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_15_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_16_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="12" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sel_tmp17_demorgan_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp17_demorgan/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sel_tmp17_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp17/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sel_tmp18_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp18/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_27_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sel_tmp60_demorgan_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp60_demorgan/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_Val2_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="54" slack="1"/>
<pin id="239" dir="0" index="2" bw="54" slack="1"/>
<pin id="240" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="F2_2_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="F2_2_cast/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_20_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="54" slack="0"/>
<pin id="246" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="1"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_9_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="0"/>
<pin id="255" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="54" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_23_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="54" slack="0"/>
<pin id="265" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="0" index="2" bw="10" slack="0"/>
<pin id="271" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Val2_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="10" slack="0"/>
<pin id="277" dir="0" index="2" bw="10" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_11_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="1"/>
<pin id="283" dir="0" index="1" bw="12" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_12_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="12" slack="1"/>
<pin id="289" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_23_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_33_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="54" slack="0"/>
<pin id="298" dir="0" index="2" bw="12" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="qb_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="1"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_34_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="10" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_13_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Val2_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_35_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="10" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sel_tmp1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sel_tmp2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sel_tmp3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sel_tmp12_demorgan_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="1" slack="1"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp12_demorgan/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_7_not_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7_not/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="not_sel_tmp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="carry_1_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1_i/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="pos1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="12" slack="1"/>
<pin id="389" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos1/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="pos1_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos1_cast/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="pos2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="12" slack="1"/>
<pin id="398" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="pos2_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos2_cast/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_17_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_37_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="12" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="rev_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_18_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_19_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="54" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="lD_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="54" slack="0"/>
<pin id="436" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lD/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="Range1_all_ones_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_39_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="12" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_21_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="0" index="1" bw="12" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_22_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="Range2_V_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="54" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="Range2_V_1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="r_V_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="Range2_all_ones_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="54" slack="0"/>
<pin id="482" dir="0" index="1" bw="54" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_24_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="54" slack="0"/>
<pin id="488" dir="0" index="1" bw="54" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_25_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="0" index="1" bw="12" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="Range1_all_zeros_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="54" slack="0"/>
<pin id="500" dir="0" index="1" bw="54" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_24_not_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_24_not/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sel_tmp10_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp10/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sel_tmp11_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="F2_2_cast3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="2"/>
<pin id="524" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="F2_2_cast3/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_19_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="1"/>
<pin id="527" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="0" index="1" bw="12" slack="0"/>
<pin id="531" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_29_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="19" slack="0"/>
<pin id="536" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sel_tmp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="2"/>
<pin id="540" dir="0" index="1" bw="10" slack="1"/>
<pin id="541" dir="0" index="2" bw="10" slack="0"/>
<pin id="542" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sel_tmp4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="10" slack="1"/>
<pin id="547" dir="0" index="2" bw="10" slack="0"/>
<pin id="548" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sel_tmp7_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sel_tmp8_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sel_tmp9_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="1"/>
<pin id="563" dir="0" index="2" bw="10" slack="0"/>
<pin id="564" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sel_tmp5_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sel_tmp6_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="p_Val2_5_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="10" slack="0"/>
<pin id="580" dir="0" index="2" bw="10" slack="0"/>
<pin id="581" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="newsignbit_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="10" slack="0"/>
<pin id="588" dir="0" index="2" bw="5" slack="0"/>
<pin id="589" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="rev5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_cond115_i_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond115_i/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="Range2_all_ones_1_i_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="1"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range2_all_ones_1_i/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_cond117_i_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="1"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond117_i/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="Range1_all_ones_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="1"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="Range1_all_zeros_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Range1_all_zeros/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_122_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_122_i/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_119_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="1" slack="1"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_119_i/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sel_tmp12_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="0" index="1" bw="1" slack="1"/>
<pin id="636" dir="0" index="2" bw="1" slack="1"/>
<pin id="637" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp12/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="Range1_all_ones_2_i_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_ones_2_i/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sel_tmp13_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp13/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="Range1_all_zeros_2_i_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_zeros_2_i/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="deleted_zeros_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="carry_1_not_i_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="carry_1_not_i/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="Range2_all_ones_1_not_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Range2_all_ones_1_not_i/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="brmerge123_i_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge123_i/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="Range1_all_ones_2_mux_i_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_2_mux_i/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_40_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="12" slack="1"/>
<pin id="694" dir="0" index="2" bw="5" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_120_i_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_120_i/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="deleted_ones_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="Range1_all_ones_2_i_55_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_2_i_55/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_26_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sel_tmp14_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp14/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="deleted_ones_0_i_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="deleted_ones_0_i/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp8_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp8/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sel_tmp15_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="2"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp15/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sel_tmp16_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="0" index="1" bw="1" slack="2"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp16/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sign_assign_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign_assign/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="deleted_zeros_not_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="deleted_zeros_not/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="deleted_zeros_0_not_i_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_zeros_0_not_i/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="brmerge_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_28_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="2"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="overflow_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="brmerge121_demorgan_i_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge121_demorgan_i/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="brmerge121_i_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge121_i/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="underflow_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="brmerge_i_i_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="1"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sign_assign_not_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sign_assign_not/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp9_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp9/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="brmerge_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="1"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="p_Val2_16_mux_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="10" slack="0"/>
<pin id="824" dir="0" index="2" bw="10" slack="1"/>
<pin id="825" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16_mux/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_Val2_s_56_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="3"/>
<pin id="830" dir="0" index="1" bw="10" slack="0"/>
<pin id="831" dir="0" index="2" bw="10" slack="0"/>
<pin id="832" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_56/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_30_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="3"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sel_tmp19_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="10" slack="0"/>
<pin id="843" dir="0" index="2" bw="10" slack="1"/>
<pin id="844" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp19/4 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sel_tmp62_demorgan_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="3"/>
<pin id="849" dir="0" index="1" bw="1" slack="3"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp62_demorgan/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sel_tmp20_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="10" slack="0"/>
<pin id="854" dir="0" index="2" bw="10" slack="1"/>
<pin id="855" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp20/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sel_tmp21_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="3"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp21/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp28_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp28/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sel_tmp22_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="3"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp22/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="agg_result_V_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="10" slack="0"/>
<pin id="877" dir="0" index="2" bw="10" slack="0"/>
<pin id="878" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V/4 "/>
</bind>
</comp>

<comp id="882" class="1005" name="isneg_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="892" class="1005" name="p_Result_s_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="54" slack="1"/>
<pin id="894" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="897" class="1005" name="man_V_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="54" slack="1"/>
<pin id="899" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="F2_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="12" slack="1"/>
<pin id="904" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="QUAN_INC_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="1"/>
<pin id="912" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="QUAN_INC "/>
</bind>
</comp>

<comp id="916" class="1005" name="F2_2_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="12" slack="1"/>
<pin id="918" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_2_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_4_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_16_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="3"/>
<pin id="937" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_27_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="3"/>
<pin id="943" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="947" class="1005" name="sel_tmp60_demorgan_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="3"/>
<pin id="949" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp60_demorgan "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_20_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="1"/>
<pin id="955" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_7_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="964" class="1005" name="tmp_34_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="969" class="1005" name="p_Val2_4_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="10" slack="1"/>
<pin id="971" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="975" class="1005" name="sel_tmp2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="980" class="1005" name="sel_tmp3_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="985" class="1005" name="sel_tmp12_demorgan_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp12_demorgan "/>
</bind>
</comp>

<comp id="990" class="1005" name="carry_1_i_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1_i "/>
</bind>
</comp>

<comp id="997" class="1005" name="pos1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="12" slack="1"/>
<pin id="999" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pos1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_17_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="rev_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="1016" class="1005" name="Range1_all_ones_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_39_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_21_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="Range2_all_ones_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="1039" class="1005" name="tmp_24_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="Range1_all_zeros_1_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="sel_tmp11_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="1"/>
<pin id="1051" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp11 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="p_Val2_5_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="10" slack="1"/>
<pin id="1057" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="sign_assign_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sign_assign "/>
</bind>
</comp>

<comp id="1068" class="1005" name="overflow_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow "/>
</bind>
</comp>

<comp id="1074" class="1005" name="brmerge121_demorgan_i_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="1"/>
<pin id="1076" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge121_demorgan_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="66" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="72" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="89"><net_src comp="72" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="76" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="86" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="90" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="96" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="72" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="72" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="76" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="86" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="132" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="108" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="120" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="148" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="154" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="148" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="160" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="76" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="166" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="154" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="120" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="90" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="96" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="142" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="102" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="102" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="142" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="241" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="236" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="263" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="267" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="236" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="281" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="295" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="274" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="303" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="274" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="310" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="366"><net_src comp="248" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="358" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="336" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="352" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="54" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="386" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="386" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="20" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="391" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="236" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="418" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="404" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="395" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="58" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="395" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="400" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="236" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="60" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="464" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="468" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="468" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="22" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="395" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="32" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="236" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="22" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="458" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="20" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="410" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="492" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="522" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="44" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="554"><net_src comp="20" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="544" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="20" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="534" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="560" pin="3"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="50" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="577" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="52" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="20" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="593" pin="2"/><net_sink comp="603" pin=2"/></net>

<net id="618"><net_src comp="603" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="20" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="643"><net_src comp="610" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="614" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="633" pin="3"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="619" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="629" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="610" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="624" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="646" pin="3"/><net_sink comp="653" pin=2"/></net>

<net id="666"><net_src comp="638" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="667"><net_src comp="653" pin="3"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="20" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="603" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="20" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="668" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="673" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="638" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="668" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="56" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="58" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="691" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="619" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="679" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="685" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="638" pin="3"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="20" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="20" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="704" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="585" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="723" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="717" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="740" pin="2"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="661" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="20" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="585" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="20" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="768" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="585" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="728" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="20" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="20" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="826"><net_src comp="801" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="62" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="833"><net_src comp="44" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="834"><net_src comp="64" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="796" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="835" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="828" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="840" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="862"><net_src comp="20" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="867"><net_src comp="816" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="879"><net_src comp="869" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="821" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="851" pin="3"/><net_sink comp="874" pin=2"/></net>

<net id="885"><net_src comp="112" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="888"><net_src comp="882" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="891"><net_src comp="882" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="895"><net_src comp="132" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="900"><net_src comp="136" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="905"><net_src comp="148" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="909"><net_src comp="902" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="913"><net_src comp="154" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="919"><net_src comp="166" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="926"><net_src comp="174" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="929"><net_src comp="923" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="933"><net_src comp="180" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="938"><net_src comp="200" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="944"><net_src comp="224" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="950"><net_src comp="230" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="956"><net_src comp="244" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="962"><net_src comp="248" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="967"><net_src comp="310" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="972"><net_src comp="322" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="978"><net_src comp="347" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="983"><net_src comp="352" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="988"><net_src comp="358" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="993"><net_src comp="380" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1000"><net_src comp="386" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1005"><net_src comp="404" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1012"><net_src comp="418" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="1019"><net_src comp="444" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1026"><net_src comp="450" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1031"><net_src comp="458" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1037"><net_src comp="480" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1042"><net_src comp="486" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1047"><net_src comp="498" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1052"><net_src comp="516" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1058"><net_src comp="577" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="840" pin=2"/></net>

<net id="1061"><net_src comp="1055" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="1065"><net_src comp="749" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1071"><net_src comp="779" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1077"><net_src comp="785" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="816" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v | {}
 - Input state : 
	Port: pynq_filters_operator() : v | {1 }
  - Chain level:
	State 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i : 2
		tmp_i_54 : 2
		tmp_demorgan : 3
		tmp_10 : 1
		isneg : 1
		tmp_6 : 2
		tmp_1 : 2
		p_Result_s : 3
		man_V_1 : 4
		tmp_8 : 2
		F2 : 3
		QUAN_INC : 4
		tmp_s : 4
		F2_2 : 5
		tmp_2 : 2
		tmp_4 : 6
		tmp6 : 5
		tmp_15 : 6
		tmp_16 : 7
		sel_tmp17_demorgan : 3
		sel_tmp17 : 3
		sel_tmp18 : 3
		tmp_27 : 3
		sel_tmp60_demorgan : 3
	State 2
		tmp_20 : 1
		tmp_9 : 1
		tmp_5 : 2
		tmp_23 : 3
		p_Val2_3 : 4
		tmp_23_cast : 1
		tmp_33 : 2
		qb : 3
		tmp_34 : 5
		tmp_13 : 4
		p_Val2_4 : 5
		tmp_35 : 6
		tmp_14 : 7
		sel_tmp3 : 6
		tmp_7_not : 1
		not_sel_tmp : 1
		tmp : 7
		carry_1_i : 7
		pos1_cast : 1
		pos2_cast : 1
		tmp_17 : 1
		tmp_37 : 1
		rev : 2
		tmp_18 : 2
		tmp_19 : 3
		lD : 4
		tmp7 : 5
		Range1_all_ones_1 : 5
		tmp_39 : 1
		tmp_21 : 1
		tmp_22 : 2
		Range2_V_1 : 3
		r_V : 3
		Range2_all_ones : 4
		tmp_24 : 4
		tmp_25 : 1
		Range1_all_zeros_1 : 1
		tmp_24_not : 2
		sel_tmp10 : 2
		sel_tmp11 : 2
	State 3
		tmp_3 : 1
		tmp_29 : 2
		sel_tmp4 : 1
		p_Val2_5 : 1
		newsignbit : 2
		Range1_all_ones : 1
		Range1_all_ones_2_i : 1
		Range1_all_zeros_2_i : 1
		deleted_zeros : 2
		Range2_all_ones_1_not_i : 1
		brmerge123_i : 1
		Range1_all_ones_2_mux_i : 2
		p_120_i : 1
		deleted_ones : 2
		Range1_all_ones_2_i_55 : 2
		tmp_26 : 2
		deleted_ones_0_i : 3
		tmp8 : 3
		sel_tmp15 : 3
		sign_assign : 2
		deleted_zeros_not : 3
		deleted_zeros_0_not_i : 3
		brmerge_i : 3
		overflow : 3
		brmerge121_demorgan_i : 3
	State 4
		sel_tmp20 : 1
		stg_147 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   ashr   |          tmp_5_fu_257          |    0    |   160   |
|          |          tmp_19_fu_428         |    0    |   160   |
|----------|--------------------------------|---------|---------|
|   lshr   |        Range2_V_1_fu_468       |    0    |   160   |
|          |           r_V_fu_474           |    0    |    88   |
|----------|--------------------------------|---------|---------|
|          |           F2_2_fu_166          |    0    |    12   |
|          |         p_Val2_s_fu_236        |    0    |    54   |
|          |           p_s_fu_267           |    0    |    10   |
|          |         p_Val2_3_fu_274        |    0    |    10   |
|          |            qb_fu_303           |    0    |    1    |
|          |         sel_tmp_fu_538         |    0    |    10   |
|          |         sel_tmp4_fu_544        |    0    |    10   |
|          |         sel_tmp9_fu_560        |    0    |    10   |
|          |         p_Val2_5_fu_577        |    0    |    10   |
|          |   Range2_all_ones_1_i_fu_603   |    0    |    1    |
|  select  |        sel_tmp12_fu_633        |    0    |    1    |
|          |   Range1_all_ones_2_i_fu_638   |    0    |    1    |
|          |        sel_tmp13_fu_646        |    0    |    1    |
|          |   Range1_all_zeros_2_i_fu_653  |    0    |    1    |
|          |      deleted_zeros_fu_661      |    0    |    1    |
|          |       deleted_ones_fu_704      |    0    |    1    |
|          |       sign_assign_fu_749       |    0    |    1    |
|          |      p_Val2_16_mux_fu_821      |    0    |    10   |
|          |       p_Val2_s_56_fu_828       |    0    |    10   |
|          |        sel_tmp19_fu_840        |    0    |    10   |
|          |        sel_tmp20_fu_851        |    0    |    10   |
|          |       agg_result_V_fu_874      |    0    |    10   |
|----------|--------------------------------|---------|---------|
|          |           tmp_i_fu_90          |    0    |    4    |
|          |         tmp_i_54_fu_96         |    0    |    18   |
|          |          tmp_8_fu_142          |    0    |    22   |
|          |         QUAN_INC_fu_154        |    0    |    5    |
|          |          tmp_2_fu_174          |    0    |    4    |
|          |          tmp_4_fu_180          |    0    |    5    |
|          |          tmp_16_fu_200         |    0    |    5    |
|   icmp   |          tmp_7_fu_248          |    0    |    5    |
|          |          tmp_11_fu_281         |    0    |    5    |
|          |          tmp_17_fu_404         |    0    |    5    |
|          |          tmp_21_fu_458         |    0    |    5    |
|          |     Range2_all_ones_fu_480     |    0    |    19   |
|          |          tmp_24_fu_486         |    0    |    19   |
|          |          tmp_25_fu_492         |    0    |    5    |
|          |    Range1_all_zeros_1_fu_498   |    0    |    19   |
|----------|--------------------------------|---------|---------|
|          |         man_V_1_fu_136         |    0    |    53   |
|    sub   |            F2_fu_148           |    0    |    12   |
|          |          tmp_s_fu_160          |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |          tmp_15_fu_194         |    0    |    12   |
|          |          tmp_12_fu_286         |    0    |    12   |
|    add   |         p_Val2_4_fu_322        |    0    |    10   |
|          |           pos1_fu_386          |    0    |    12   |
|          |           pos2_fu_395          |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       tmp_demorgan_fu_102      |    0    |    1    |
|          |    sel_tmp17_demorgan_fu_206   |    0    |    1    |
|          |        sel_tmp18_fu_218        |    0    |    1    |
|          |         sel_tmp2_fu_347        |    0    |    1    |
|          |         sel_tmp3_fu_352        |    0    |    1    |
|          |           tmp_fu_374           |    0    |    1    |
|          |        carry_1_i_fu_380        |    0    |    1    |
|          |           tmp7_fu_438          |    0    |    1    |
|          |    Range1_all_ones_1_fu_444    |    0    |    1    |
|          |        sel_tmp11_fu_516        |    0    |    1    |
|          |         sel_tmp8_fu_555        |    0    |    1    |
|          |         sel_tmp6_fu_572        |    0    |    1    |
|          |       or_cond115_i_fu_598      |    0    |    1    |
|    and   |       or_cond117_i_fu_610      |    0    |    1    |
|          |     Range1_all_ones_fu_614     |    0    |    1    |
|          |         p_122_i_fu_624         |    0    |    1    |
|          | Range1_all_ones_2_mux_i_fu_685 |    0    |    1    |
|          |  Range1_all_ones_2_i_55_fu_712 |    0    |    1    |
|          |           tmp8_fu_734          |    0    |    1    |
|          |        sel_tmp15_fu_740        |    0    |    1    |
|          |        sel_tmp16_fu_745        |    0    |    1    |
|          |  deleted_zeros_0_not_i_fu_763  |    0    |    1    |
|          |         overflow_fu_779        |    0    |    1    |
|          |  brmerge121_demorgan_i_fu_785  |    0    |    1    |
|          |        underflow_fu_796        |    0    |    1    |
|          |          tmp28_fu_863          |    0    |    1    |
|          |        sel_tmp22_fu_869        |    0    |    1    |
|----------|--------------------------------|---------|---------|
|    shl   |          tmp_3_fu_528          |    0    |    25   |
|----------|--------------------------------|---------|---------|
|          |        sel_tmp17_fu_212        |    0    |    1    |
|          |          tmp_14_fu_336         |    0    |    1    |
|          |         sel_tmp1_fu_342        |    0    |    1    |
|          |        tmp_7_not_fu_362        |    0    |    1    |
|          |           rev_fu_418           |    0    |    1    |
|          |        tmp_24_not_fu_504       |    0    |    1    |
|          |         sel_tmp7_fu_550        |    0    |    1    |
|          |         sel_tmp5_fu_567        |    0    |    1    |
|          |           rev5_fu_593          |    0    |    1    |
|    xor   |     Range1_all_zeros_fu_619    |    0    |    1    |
|          |      carry_1_not_i_fu_668      |    0    |    1    |
|          | Range2_all_ones_1_not_i_fu_673 |    0    |    1    |
|          |          tmp_26_fu_717         |    0    |    1    |
|          |        sel_tmp14_fu_723        |    0    |    1    |
|          |    deleted_zeros_not_fu_757    |    0    |    1    |
|          |          tmp_28_fu_774         |    0    |    1    |
|          |       brmerge121_i_fu_791      |    0    |    1    |
|          |     sign_assign_not_fu_806     |    0    |    1    |
|          |        sel_tmp21_fu_858        |    0    |    1    |
|----------|--------------------------------|---------|---------|
|          |          tmp_27_fu_224         |    0    |    1    |
|          |    sel_tmp60_demorgan_fu_230   |    0    |    1    |
|          |    sel_tmp12_demorgan_fu_358   |    0    |    1    |
|          |       not_sel_tmp_fu_368       |    0    |    1    |
|          |        sel_tmp10_fu_510        |    0    |    1    |
|          |         p_119_i_fu_629         |    0    |    1    |
|          |       brmerge123_i_fu_679      |    0    |    1    |
|    or    |         p_120_i_fu_698         |    0    |    1    |
|          |     deleted_ones_0_i_fu_728    |    0    |    1    |
|          |        brmerge_i_fu_768        |    0    |    1    |
|          |       brmerge_i_i_fu_801       |    0    |    1    |
|          |           tmp9_fu_811          |    0    |    1    |
|          |         brmerge_fu_816         |    0    |    1    |
|          |          tmp_30_fu_835         |    0    |    1    |
|          |    sel_tmp62_demorgan_fu_847   |    0    |    1    |
|----------|--------------------------------|---------|---------|
|   read   |        v_read_read_fu_66       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|           loc_V_fu_76          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          loc_V_1_fu_86         |    0    |    0    |
|          |          tmp_10_fu_108         |    0    |    0    |
|   trunc  |          tmp_20_fu_244         |    0    |    0    |
|          |          tmp_23_fu_263         |    0    |    0    |
|          |            lD_fu_434           |    0    |    0    |
|          |          tmp_29_fu_534         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          isneg_fu_112          |    0    |    0    |
|          |          tmp_33_fu_295         |    0    |    0    |
|          |          tmp_34_fu_310         |    0    |    0    |
| bitselect|          tmp_35_fu_328         |    0    |    0    |
|          |          tmp_37_fu_410         |    0    |    0    |
|          |          tmp_39_fu_450         |    0    |    0    |
|          |        newsignbit_fu_585       |    0    |    0    |
|          |          tmp_40_fu_691         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_6_fu_120          |    0    |    0    |
|          |        p_Result_s_fu_132       |    0    |    0    |
|          |          tmp_9_fu_253          |    0    |    0    |
|   zext   |       tmp_23_cast_fu_291       |    0    |    0    |
|          |          tmp_13_fu_318         |    0    |    0    |
|          |          tmp_18_fu_424         |    0    |    0    |
|          |          tmp_22_fu_464         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_1_fu_124          |    0    |    0    |
|          |           tmp6_fu_186          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        F2_2_cast_fu_241        |    0    |    0    |
|          |        pos1_cast_fu_391        |    0    |    0    |
|   sext   |        pos2_cast_fu_400        |    0    |    0    |
|          |        F2_2_cast3_fu_522       |    0    |    0    |
|          |       tmp_19_cast_fu_525       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1119  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         F2_2_reg_916         |   12   |
|          F2_reg_902          |   12   |
|       QUAN_INC_reg_910       |    1   |
|  Range1_all_ones_1_reg_1016  |    1   |
|  Range1_all_zeros_1_reg_1044 |    1   |
|   Range2_all_ones_reg_1034   |    1   |
|brmerge121_demorgan_i_reg_1074|    1   |
|       carry_1_i_reg_990      |    1   |
|         isneg_reg_882        |    1   |
|        man_V_1_reg_897       |   54   |
|       overflow_reg_1068      |    1   |
|      p_Result_s_reg_892      |   54   |
|       p_Val2_4_reg_969       |   10   |
|       p_Val2_5_reg_1055      |   10   |
|         pos1_reg_997         |   12   |
|         rev_reg_1009         |    1   |
|      sel_tmp11_reg_1049      |    1   |
|  sel_tmp12_demorgan_reg_985  |    1   |
|       sel_tmp2_reg_975       |    1   |
|       sel_tmp3_reg_980       |    1   |
|  sel_tmp60_demorgan_reg_947  |    1   |
|     sign_assign_reg_1062     |    1   |
|        tmp_16_reg_935        |    1   |
|        tmp_17_reg_1002       |    1   |
|        tmp_20_reg_953        |   10   |
|        tmp_21_reg_1028       |    1   |
|        tmp_24_reg_1039       |    1   |
|        tmp_27_reg_941        |    1   |
|         tmp_2_reg_923        |    1   |
|        tmp_34_reg_964        |    1   |
|        tmp_39_reg_1023       |    1   |
|         tmp_4_reg_930        |    1   |
|         tmp_7_reg_959        |    1   |
+------------------------------+--------+
|             Total            |   199  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1119  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   199  |    -   |
+-----------+--------+--------+
|   Total   |   199  |  1119  |
+-----------+--------+--------+
