ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 23, 2022 at 21:32:10 CST
ncverilog
	Lab3_Team25_Round_Robin_FIFO_Arbiter.v
	Lab3_Team19_Round_Robin_FIFO_Arbiter_t.v
	+access+r
Recompiling... reason: file './Lab3_Team19_Round_Robin_FIFO_Arbiter_t.v' is newer than expected.
	expected: Sun Oct 23 21:29:29 2022
	actual:   Sun Oct 23 21:30:44 2022
file: Lab3_Team19_Round_Robin_FIFO_Arbiter_t.v
	module worklib.Round_Robin_FIFO_Arbiter_t:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .............
    $dumpvars("+all");
                   |
ncelab: *W,STRINT (./Lab3_Team19_Round_Robin_FIFO_Arbiter_t.v,16|19): String literal argument supplied to integer parameter.
....... Done
	Generating native compiled code:
		worklib.Round_Robin_FIFO_Arbiter_t:v <0x32352765>
			streams:  11, words: 14924
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                15       5
		Primitives:             24       1
		Registers:              43      22
		Scalar wires:           12       -
		Expanded wires:          4       1
		Vectored wires:         10       -
		Always blocks:          13       7
		Initial blocks:         17      17
		Cont. assignments:       1       1
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.or_8bit:v
Loading snapshot worklib.or_8bit:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 160 NS + 0
./Lab3_Team19_Round_Robin_FIFO_Arbiter_t.v:62     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 23, 2022 at 21:32:15 CST  (total: 00:00:05)
