// Seed: 3596793452
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0
    , id_8,
    output tri id_1,
    inout supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    output supply0 id_6
);
  assign id_6 = id_4 - id_0;
  module_0();
  supply0 id_9;
  assign id_9 = 1 && 1'd0 && 1;
  assign id_8[1] = 1;
endmodule
module module_2 (
    input tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wand id_6,
    inout wor id_7,
    input tri0 id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input wor id_15
);
  assign id_3 = 1;
  module_0();
endmodule
