package SRTDivider

import chisel3._

class MostSignificantOne(width: Int, posWidth: Int) extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt(width.W))
    val out = Output(UInt(posWidth.W))
  })

  private val ms1Pos = WireInit(0.U(posWidth.W))
  for(i <- 0 to (width - 1) by 1){
    when(io.in(i)){
      ms1Pos := i.U
    }
  }
  io.out := ms1Pos
}
