\hypertarget{group__TIM__Output__Compare__N__Idle__State}{}\doxysection{T\+IM Complementary Output Compare Idle State}
\label{group__TIM__Output__Compare__N__Idle__State}\index{TIM Complementary Output Compare Idle State@{TIM Complementary Output Compare Idle State}}
Collaboration diagram for T\+IM Complementary Output Compare Idle State\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__TIM__Output__Compare__N__Idle__State}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__N__Idle__State_ga1f781774c71822b2502633dfc849c5ea}{T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae61f8d54923999fffb6db381e81f2b69}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N}}
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__N__Idle__State_ga7586655652e3c3f1cb4af1ed59d25901}{T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}}~0x00000000U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__TIM__Output__Compare__N__Idle__State_ga7586655652e3c3f1cb4af1ed59d25901}\label{group__TIM__Output__Compare__N__Idle__State_ga7586655652e3c3f1cb4af1ed59d25901}} 
\index{TIM Complementary Output Compare Idle State@{TIM Complementary Output Compare Idle State}!TIM\_OCNIDLESTATE\_RESET@{TIM\_OCNIDLESTATE\_RESET}}
\index{TIM\_OCNIDLESTATE\_RESET@{TIM\_OCNIDLESTATE\_RESET}!TIM Complementary Output Compare Idle State@{TIM Complementary Output Compare Idle State}}
\doxysubsubsection{\texorpdfstring{TIM\_OCNIDLESTATE\_RESET}{TIM\_OCNIDLESTATE\_RESET}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET~0x00000000U}

Complementary output Idle state\+: O\+CxN=0 when M\+OE=0 \mbox{\Hypertarget{group__TIM__Output__Compare__N__Idle__State_ga1f781774c71822b2502633dfc849c5ea}\label{group__TIM__Output__Compare__N__Idle__State_ga1f781774c71822b2502633dfc849c5ea}} 
\index{TIM Complementary Output Compare Idle State@{TIM Complementary Output Compare Idle State}!TIM\_OCNIDLESTATE\_SET@{TIM\_OCNIDLESTATE\_SET}}
\index{TIM\_OCNIDLESTATE\_SET@{TIM\_OCNIDLESTATE\_SET}!TIM Complementary Output Compare Idle State@{TIM Complementary Output Compare Idle State}}
\doxysubsubsection{\texorpdfstring{TIM\_OCNIDLESTATE\_SET}{TIM\_OCNIDLESTATE\_SET}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae61f8d54923999fffb6db381e81f2b69}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N}}}

Complementary output Idle state\+: O\+CxN=1 when M\+OE=0 