#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 23 12:40:46 2020
# Process ID: 1560
# Current directory: C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.runs/synth_1
# Command line: vivado.exe -log ASM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ASM.tcl
# Log file: C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.runs/synth_1/ASM.vds
# Journal file: C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ASM.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 423.297 ; gain = 125.691
Command: synth_design -top ASM -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9620 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 687.066 ; gain = 238.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ASM' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/ASM.vhd:10]
INFO: [Synth 8-3491] module 'UC' declared at 'C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/UC.vhd:3' bound to instance 'UC_1' of component 'UC' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/ASM.vhd:60]
INFO: [Synth 8-638] synthesizing module 'UC' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/UC.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'UC' (1#1) [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/UC.vhd:8]
INFO: [Synth 8-3491] module 'Arreglo' declared at 'C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Arreglo.vhd:3' bound to instance 'Arreglo_1' of component 'Arreglo' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/ASM.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Arreglo' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Arreglo.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Arreglo' (2#1) [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Arreglo.vhd:9]
INFO: [Synth 8-3491] module 'Contador' declared at 'C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Contador.vhd:5' bound to instance 'Contador_1' of component 'Contador' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/ASM.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Contador' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Contador.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Contador' (3#1) [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Contador.vhd:10]
INFO: [Synth 8-3491] module 'Decodificador' declared at 'C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Decodificador.vhd:3' bound to instance 'Deco_1' of component 'Decodificador' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/ASM.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Decodificador' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Decodificador.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'Decodificador' (4#1) [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Decodificador.vhd:8]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Mux.vhd:3' bound to instance 'Mux_1' of component 'Mux' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/ASM.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Mux' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Mux.vhd:9]
WARNING: [Synth 8-614] signal 'raya' is read in the process but is not in the sensitivity list [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Mux' (5#1) [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Mux.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'ASM' (6#1) [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/ASM.vhd:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 760.098 ; gain = 311.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 760.098 ; gain = 311.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 760.098 ; gain = 311.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'edo_act_reg' in module 'UC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      e0 |                              001 |                               00
                      e1 |                              010 |                               01
                      e2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'edo_act_reg' using encoding 'one-hot' in module 'UC'
WARNING: [Synth 8-327] inferring latch for variable 'bus_out_reg' [C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.srcs/sources_1/new/Decodificador.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 760.098 ; gain = 311.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UC 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module Arreglo 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module Contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Decodificador 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      8 Bit        Muxes := 2     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Deco_1/bus_out_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Deco_1/bus_out_reg[0]) is unused and will be removed from module ASM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 926.477 ; gain = 478.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 928.477 ; gain = 480.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 928.656 ; gain = 480.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 929.383 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 929.383 ; gain = 481.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 929.383 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 929.383 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 929.383 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 929.383 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     9|
|3     |LUT3 |     5|
|4     |LUT4 |    14|
|5     |LUT5 |     9|
|6     |LUT6 |     6|
|7     |FDCE |    15|
|8     |FDPE |     1|
|9     |LDC  |     1|
|10    |LDP  |     6|
|11    |IBUF |    12|
|12    |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |    96|
|2     |  Arreglo_1  |Arreglo       |    19|
|3     |  Contador_1 |Contador      |    19|
|4     |  Deco_1     |Decodificador |     8|
|5     |  UC_1       |UC            |    20|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 929.383 ; gain = 481.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 929.383 ; gain = 481.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 929.383 ; gain = 481.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 941.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LDC => LDCE: 1 instance 
  LDP => LDPE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1044.910 ; gain = 621.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ray/Desktop/Arquitectura/Cartas_ASM/Cartas_ASM.runs/synth_1/ASM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ASM_utilization_synth.rpt -pb ASM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 23 12:42:02 2020...
