Project developed for Nexys4 DDR, with VHDL.