{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417689965828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417689965828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 02:46:05 2014 " "Processing started: Thu Dec 04 02:46:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417689965828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417689965828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music -c music " "Command: quartus_map --read_settings_files=on --write_settings_files=off music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417689965828 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417689966499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417689966577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417689966577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio1.v 1 1 " "Found 1 design units, including 1 entities, in source file audio1.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio1 " "Found entity 1: audio1" {  } { { "audio1.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/audio1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417689966577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417689966577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417689966577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417689966577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417689966577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417689966577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417689966593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417689966593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "audio_converter.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417689966593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417689966593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "audio_clock.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417689966593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417689966593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_top.v 1 1 " "Found 1 design units, including 1 entities, in source file music_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 music_top " "Found entity 1: music_top" {  } { { "music_top.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/music_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417689966608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417689966608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK audio1.v(36) " "Verilog HDL Implicit Net warning at audio1.v(36): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "audio1.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/audio1.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417689966608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK audio1.v(37) " "Verilog HDL Implicit Net warning at audio1.v(37): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "audio1.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/audio1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417689966608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK audio1.v(38) " "Verilog HDL Implicit Net warning at audio1.v(38): created implicit net for \"VGA_CLK\"" {  } { { "audio1.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/audio1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417689966608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led music_top.v(35) " "Verilog HDL Implicit Net warning at music_top.v(35): created implicit net for \"led\"" {  } { { "music_top.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/music_top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417689966608 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "aAUD_ADCDAT music_top.v(78) " "Verilog HDL Procedural Assignment error at music_top.v(78): object \"aAUD_ADCDAT\" on left-hand side of assignment must have a variable data type" {  } { { "music_top.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/music_top.v" 78 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1417689966608 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "aAUD_ADCDAT music_top.v(88) " "Verilog HDL Procedural Assignment error at music_top.v(88): object \"aAUD_ADCDAT\" on left-hand side of assignment must have a variable data type" {  } { { "music_top.v" "" { Text "C:/Users/bingzhang/Desktop/finalProject/music_top.v" 88 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1417689966608 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417689966702 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 04 02:46:06 2014 " "Processing ended: Thu Dec 04 02:46:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417689966702 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417689966702 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417689966702 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417689966702 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417689967279 ""}
