$date
	Thu Aug 24 22:06:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux_tb $end
$var wire 1 ! o $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$var reg 1 $ sel $end
$scope module mux $end
$var wire 1 " a1 $end
$var wire 1 # a2 $end
$var wire 1 $ sel $end
$var reg 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1"
#20
0!
0"
1#
#30
1!
1"
#40
0!
0"
0#
1$
#50
1"
#60
1!
0"
1#
#70
1"
#80
0!
0"
0#
0$
#90
1!
1"
#100
0!
0"
1#
