\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_r_c_c___type_def}{}\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{CR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{CFGR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{CIR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{APB2\+RSTR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{APB1\+RSTR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}{AHBENR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{APB2\+ENR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{APB1\+ENR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{BDCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{CSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}\label{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHBENR@{AHBENR}}
\index{AHBENR@{AHBENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHBENR}{AHBENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHBENR}

\Hypertarget{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}\label{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR}{APB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+ENR}

\Hypertarget{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}\label{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR}{APB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+RSTR}

\Hypertarget{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}\label{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB2\+ENR}

\Hypertarget{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}\label{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB2\+RSTR}

\Hypertarget{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}\label{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+BDCR}

\Hypertarget{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}\label{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CFGR}

\Hypertarget{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}\label{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIR@{CIR}}
\index{CIR@{CIR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIR}{CIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CIR}

\Hypertarget{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}\label{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CR}

\Hypertarget{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}\label{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CSR}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/21-\/\+USART-\/控制\+RGB灯/\+Libraries/\+CMSIS/\mbox{\hyperlink{stm32f10x_8h}{stm32f10x.\+h}}\end{DoxyCompactItemize}
