
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037005                       # Number of seconds simulated
sim_ticks                                 37005247200                       # Number of ticks simulated
final_tick                               563971610385                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265192                       # Simulator instruction rate (inst/s)
host_op_rate                                   343351                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3049374                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912244                       # Number of bytes of host memory used
host_seconds                                 12135.36                       # Real time elapsed on the host
sim_insts                                  3218197250                       # Number of instructions simulated
sim_ops                                    4166681147                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2410880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1979520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1053824                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5449600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1481088                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1481088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15465                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8233                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42575                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11571                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11571                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65149680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53492954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28477691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147265602                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145277                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40023729                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40023729                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40023729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65149680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53492954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28477691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187289331                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88741601                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31089990                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25268724                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121127                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13015505                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12134852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279953                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89957                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31203632                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172458259                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31089990                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15414805                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37925570                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11393691                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7249928                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15280350                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85604294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47678724     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3332040      3.89%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2687476      3.14%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6553454      7.66%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1769032      2.07%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2281506      2.67%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655690      1.93%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925357      1.08%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18721015     21.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85604294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350343                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943376                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32644715                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7057931                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36471430                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247127                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9183089                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309900                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42385                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206158149                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81665                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9183089                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35034676                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1512249                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2013497                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34272016                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3588765                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198891512                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32309                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1490823                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112388                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2021                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278476831                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928512744                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928512744                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107781282                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41021                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9825082                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18538263                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9448744                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148629                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3087546                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188083734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149409299                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294726                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64970029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198459888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85604294                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745348                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885160                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30213100     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18281209     21.36%     56.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11972465     13.99%     70.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8852412     10.34%     80.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7610254      8.89%     89.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3941989      4.60%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3376834      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634289      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721742      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85604294                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874485     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177327     14.43%     85.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176731     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124491461     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126992      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14832266      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7942046      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149409299                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.683644                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228550                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008223                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385946166                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253093972                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145601571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150637849                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560393                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7304295                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2790                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2422968                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9183089                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         643795                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82872                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188123302                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410552                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18538263                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9448744                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23034                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          642                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462849                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147032694                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13916173                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376603                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21649605                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20742527                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7733432                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.656863                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145698225                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145601571                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94886113                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267912429                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.640736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354168                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65314794                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126047                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76421205                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.134700                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30191770     39.51%     39.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20957466     27.42%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8528558     11.16%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4794558      6.27%     84.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3917867      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591959      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1891011      2.47%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950278      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3597738      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76421205                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3597738                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260947696                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385437403                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3137307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.887416                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.887416                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.126867                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.126867                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661450635                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201250810                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190248445                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88741586                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31534227                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27575979                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1996938                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15735782                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15162290                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2266539                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62723                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37180084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175482423                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31534227                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17428829                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36119925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9806920                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4478340                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         18329245                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       793596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85576973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49457048     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1788513      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3271627      3.82%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3070501      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5059916      5.91%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5268804      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1245370      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          936921      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15478273     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85576973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355349                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977454                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38353606                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4334429                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34956082                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       139949                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7792903                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3424031                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5731                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     196317615                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7792903                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39963494                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1636351                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       476572                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33471568                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2236081                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     191164903                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        763886                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       903974                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253788206                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    870101274                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    870101274                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165173773                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88614336                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22488                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        11008                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5982520                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29442340                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6389491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       106506                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2028280                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180923710                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21997                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152732218                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       203284                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54237046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148925981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85576973                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784735                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841190                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29725571     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15967394     18.66%     53.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13842930     16.18%     69.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8514698      9.95%     79.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8922353     10.43%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5244918      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2317905      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       616194      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       425010      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85576973                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600090     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        194431     21.44%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112278     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119767458     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1202624      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10992      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26316263     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5434881      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152732218                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721090                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             906799                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005937                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    392151492                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    235183225                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147753529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153639017                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       374307                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8407700                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          923                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1562177                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7792903                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         981157                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        65059                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180945707                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       211836                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29442340                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6389491                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        11007                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          234                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1064249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2239398                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149881451                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25294029                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2850767                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30594994                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22653551                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5300965                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688965                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147919038                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147753529                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90773562                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221472484                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664986                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409864                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110981907                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126061356                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54885004                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2002233                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77784070                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319245                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35850296     46.09%     46.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16457559     21.16%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9215468     11.85%     79.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3120960      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2988045      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1240517      1.59%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3332700      4.28%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       969184      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4609341      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77784070                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110981907                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126061356                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25861935                       # Number of memory references committed
system.switch_cpus1.commit.loads             21034629                       # Number of loads committed
system.switch_cpus1.commit.membars              10990                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19741456                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110041794                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1703245                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4609341                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254121089                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369692263                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3164613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110981907                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126061356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110981907                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799604                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799604                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.250619                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.250619                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       693387703                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193626495                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      202403581                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21980                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88741601                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32036343                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26075670                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2141186                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13658405                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12626373                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3298480                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94309                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35421663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174977253                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32036343                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15924853                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36771045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10989050                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5795431                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17314537                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       860483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86799386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.482952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        50028341     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1987344      2.29%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2586151      2.98%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3893381      4.49%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3787547      4.36%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2874886      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1710503      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2558577      2.95%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17372656     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86799386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361007                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.971761                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36589655                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5675332                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35446598                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       276839                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8810960                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5421413                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209345397                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8810960                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38529638                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1062316                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1793418                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33738094                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2864953                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203244648                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          902                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1238140                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       899801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    283193147                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    946558448                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    946558448                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176069406                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107123737                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        43002                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        24230                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8098724                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18843895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9982020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       193380                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3259846                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188898658                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152155704                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       284261                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61436389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    186839059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6518                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86799386                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.752958                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896924                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30287456     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19038026     21.93%     56.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12289622     14.16%     70.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8387269      9.66%     80.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7840816      9.03%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4184607      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3079236      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       923920      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       768434      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86799386                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         748340     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153912     14.23%     83.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       179119     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126606808     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2149917      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17188      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15025722      9.88%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8356069      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152155704                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.714593                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1081378                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007107                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392476433                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250376789                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147884871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153237082                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       515123                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7224796                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2321                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          886                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2534523                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          526                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8810960                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         625285                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       101242                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188939557                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1291396                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18843895                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9982020                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23706                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         76844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          886                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1310135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1206153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2516288                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149244634                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14142416                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2911070                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22313595                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20902355                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8171179                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.681789                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147924102                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147884871                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95017121                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        266828600                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.666466                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356098                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103116132                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126734276                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62205534                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2176484                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77988425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151280                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30182616     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22353573     28.66%     67.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8237127     10.56%     77.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4715079      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3936459      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1939683      2.49%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1924607      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       824929      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3874352      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77988425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103116132                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126734276                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19066596                       # Number of memory references committed
system.switch_cpus2.commit.loads             11619099                       # Number of loads committed
system.switch_cpus2.commit.membars              17188                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18176646                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114233816                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2585927                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3874352                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263053883                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386695219                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1942215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103116132                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126734276                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103116132                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860599                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860599                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.161982                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.161982                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671620998                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204258887                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193344957                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34376                       # number of misc regfile writes
system.l20.replacements                         18850                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727331                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29090                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.002784                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.302257                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.316219                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3672.756449                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6312.625074                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023955                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000910                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.358668                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.616467                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53957                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53957                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19868                       # number of Writeback hits
system.l20.Writeback_hits::total                19868                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53957                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53957                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53957                       # number of overall hits
system.l20.overall_hits::total                  53957                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18835                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18849                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18835                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18849                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18835                       # number of overall misses
system.l20.overall_misses::total                18849                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1429717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2542913040                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2544342757                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1429717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2542913040                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2544342757                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1429717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2542913040                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2544342757                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72792                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72806                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19868                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19868                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72792                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72806                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72792                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72806                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258751                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258893                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258751                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258893                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258751                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258893                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 135009.983541                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134985.556634                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 135009.983541                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134985.556634                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 135009.983541                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134985.556634                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3533                       # number of writebacks
system.l20.writebacks::total                     3533                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18835                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18849                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18835                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18849                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18835                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18849                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2365527940                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2366826999                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2365527940                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2366826999                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2365527940                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2366826999                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258751                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258893                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258751                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258893                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258751                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258893                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125592.139103                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 125567.775426                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 125592.139103                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 125567.775426                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 125592.139103                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 125567.775426                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15480                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          192834                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25720                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.497434                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          237.283481                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.691099                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5771.582319                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4224.443101                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023172                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000653                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.563631                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.412543                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39476                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39476                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10652                       # number of Writeback hits
system.l21.Writeback_hits::total                10652                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39476                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39476                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39476                       # number of overall hits
system.l21.overall_hits::total                  39476                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15465                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15480                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15465                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15480                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15465                       # number of overall misses
system.l21.overall_misses::total                15480                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1892894                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1863971248                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1865864142                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1892894                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1863971248                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1865864142                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1892894                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1863971248                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1865864142                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54941                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54956                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10652                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10652                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54941                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54956                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54941                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54956                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281484                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281680                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281484                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281680                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281484                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281680                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120528.370385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120533.859302                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120528.370385                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120533.859302                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120528.370385                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120533.859302                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2433                       # number of writebacks
system.l21.writebacks::total                     2433                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15465                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15480                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15465                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15480                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15465                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15480                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1718099927                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1719852652                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1718099927                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1719852652                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1718099927                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1719852652                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281484                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281680                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281484                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281680                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281484                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281680                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111096.018558                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 111101.592506                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 111096.018558                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 111101.592506                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 111096.018558                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 111101.592506                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8246                       # number of replacements
system.l22.tagsinuse                     12287.982053                       # Cycle average of tags in use
system.l22.total_refs                          594692                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20534                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.961332                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          939.641947                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.807034                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3794.096158                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7544.436915                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076468                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000798                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.308764                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.613968                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        45683                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  45683                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26645                       # number of Writeback hits
system.l22.Writeback_hits::total                26645                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        45683                       # number of demand (read+write) hits
system.l22.demand_hits::total                   45683                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        45683                       # number of overall hits
system.l22.overall_hits::total                  45683                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8229                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8242                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            4                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8233                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8246                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8233                       # number of overall misses
system.l22.overall_misses::total                 8246                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1382527                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1018584353                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1019966880                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       384322                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       384322                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1382527                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1018968675                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1020351202                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1382527                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1018968675                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1020351202                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53912                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53925                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26645                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26645                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53916                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53929                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53916                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53929                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152638                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152842                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152700                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152905                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152700                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152905                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 106348.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 123779.846032                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 123752.351371                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 96080.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 96080.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 106348.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 123766.388315                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 123738.928208                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 106348.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 123766.388315                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 123738.928208                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5605                       # number of writebacks
system.l22.writebacks::total                     5605                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8229                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8242                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8233                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8246                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8233                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8246                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1259592                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    940999513                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    942259105                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       347002                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       347002                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1259592                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    941346515                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    942606107                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1259592                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    941346515                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    942606107                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152638                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152842                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152700                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152905                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152700                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152905                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96891.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 114351.623891                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 114324.084567                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 86750.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 86750.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 96891.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 114338.213895                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 114310.709071                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 96891.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 114338.213895                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 114310.709071                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995434                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015287950                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042832.897384                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995434                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15280333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15280333                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15280333                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15280333                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15280333                       # number of overall hits
system.cpu0.icache.overall_hits::total       15280333                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1733363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1733363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15280350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15280350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15280350                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15280350                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15280350                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15280350                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72792                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180560106                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73048                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2471.800816                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.516507                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.483493                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900455                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099545                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10567705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10567705                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22678                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17560410                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17560410                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17560410                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17560410                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158288                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158288                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158288                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158288                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158288                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9027113535                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9027113535                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9027113535                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9027113535                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9027113535                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9027113535                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725993                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725993                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718698                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718698                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718698                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718698                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014757                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014757                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008933                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008933                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008933                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008933                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 57029.677139                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57029.677139                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 57029.677139                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57029.677139                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 57029.677139                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57029.677139                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19868                       # number of writebacks
system.cpu0.dcache.writebacks::total            19868                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        85496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85496                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        85496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        85496                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85496                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72792                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72792                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72792                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2973714281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2973714281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2973714281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2973714281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2973714281                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2973714281                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004108                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004108                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40852.212894                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40852.212894                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40852.212894                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40852.212894                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40852.212894                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40852.212894                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.969044                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924313892                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1705376.184502                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.969044                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023989                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868540                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18329229                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18329229                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18329229                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18329229                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18329229                       # number of overall hits
system.cpu1.icache.overall_hits::total       18329229                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2182628                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2182628                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2182628                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2182628                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2182628                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2182628                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18329245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18329245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18329245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18329245                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18329245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18329245                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 136414.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 136414.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 136414.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1908258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1908258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1908258                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 127217.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54941                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231712024                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55197                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4197.909741                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.260471                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.739529                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.836955                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.163045                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22967747                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22967747                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4805303                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4805303                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        11011                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        11011                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10990                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10990                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27773050                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27773050                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27773050                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27773050                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174623                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174623                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174623                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174623                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174623                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174623                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13035950501                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13035950501                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13035950501                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13035950501                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13035950501                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13035950501                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23142370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23142370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4805303                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4805303                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        11011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        11011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27947673                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27947673                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27947673                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27947673                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007546                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006248                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006248                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006248                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006248                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74651.967387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74651.967387                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74651.967387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74651.967387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74651.967387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74651.967387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10652                       # number of writebacks
system.cpu1.dcache.writebacks::total            10652                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119682                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119682                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119682                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119682                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119682                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119682                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54941                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54941                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54941                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54941                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2151168375                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2151168375                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2151168375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2151168375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2151168375                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2151168375                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39154.154002                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39154.154002                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39154.154002                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39154.154002                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39154.154002                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39154.154002                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996596                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015468796                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2047316.120968                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996596                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17314520                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17314520                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17314520                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17314520                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17314520                       # number of overall hits
system.cpu2.icache.overall_hits::total       17314520                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1719924                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1719924                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1719924                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1719924                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1719924                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1719924                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17314537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17314537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17314537                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17314537                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17314537                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17314537                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       101172                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       101172                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       101172                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       101172                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       101172                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       101172                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1395641                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1395641                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1395641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1395641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1395641                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1395641                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       107357                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       107357                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       107357                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       107357                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       107357                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       107357                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53916                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173890887                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54172                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3209.977239                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.219944                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.780056                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911015                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088985                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10761855                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10761855                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7407093                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7407093                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18149                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18149                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17188                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17188                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18168948                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18168948                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18168948                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18168948                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       136044                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       136044                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4989                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4989                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       141033                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        141033                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       141033                       # number of overall misses
system.cpu2.dcache.overall_misses::total       141033                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6270951365                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6270951365                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    501074169                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    501074169                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6772025534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6772025534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6772025534                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6772025534                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10897899                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10897899                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7412082                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7412082                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17188                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17188                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18309981                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18309981                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18309981                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18309981                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012484                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012484                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000673                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000673                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007703                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46095.023412                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46095.023412                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 100435.792544                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100435.792544                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48017.311792                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48017.311792                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 48017.311792                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48017.311792                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2318594                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             31                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 74793.354839                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26645                       # number of writebacks
system.cpu2.dcache.writebacks::total            26645                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82132                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82132                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4985                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4985                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        87117                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        87117                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        87117                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        87117                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53912                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53912                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53916                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53916                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53916                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53916                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1401805973                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1401805973                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       388322                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       388322                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1402194295                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1402194295                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1402194295                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1402194295                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002945                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002945                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26001.743081                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26001.743081                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 97080.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 97080.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26007.016377                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26007.016377                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26007.016377                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26007.016377                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
