<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAGTargetInfo.h' l='151' ll='153' type='bool llvm::SelectionDAGTargetInfo::generateFMAsInMachineCombiner(CodeGenOpt::Level OptLevel) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11204' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFADDForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11416' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFSUBForFMACombineEPN4llvm6SDNodeE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGTargetInfo.h' l='149'>// Return true when the decision to generate FMA&apos;s (or FMS, FMLA etc) rather
  // than FMUL and ADD is delegated to the machine combiner.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64SelectionDAGInfo.cpp' l='53' c='_ZNK4llvm23AArch64SelectionDAGInfo29generateFMAsInMachineCombinerENS_10CodeGenOpt5LevelE'/>
