#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  8 12:03:00 2022
# Process ID: 66613
# Current directory: /home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.runs/synth_1
# Command line: vivado -log atlas_2k_base_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source atlas_2k_base_top.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.runs/synth_1/atlas_2k_base_top.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source atlas_2k_base_top.tcl -notrace
Command: synth_design -top atlas_2k_base_top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 67473 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.543 ; gain = 90.000 ; free physical = 26773 ; free virtual = 275802
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atlas_2k_base_top' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_BASE_TOP.vhd:75]
	Parameter clk_speed_g bound to: 32'b00000010111110101111000010000000 
INFO: [Synth 8-3491] module 'atlas_2k_top' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_TOP.vhd:19' bound to instance 'the_core_of_the_problem' of component 'atlas_2k_top' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_BASE_TOP.vhd:187]
INFO: [Synth 8-638] synthesizing module 'atlas_2k_top' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_TOP.vhd:106]
	Parameter clk_speed_g bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'atlas_cpu' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:19' bound to instance 'cpu_core' of component 'atlas_cpu' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_TOP.vhd:152]
INFO: [Synth 8-638] synthesizing module 'atlas_cpu' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:72]
INFO: [Synth 8-3491] module 'op_dec' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/OP_DEC.vhd:18' bound to instance 'opcode_decoder' of component 'op_dec' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:142]
INFO: [Synth 8-638] synthesizing module 'op_dec' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/OP_DEC.vhd:41]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/OP_DEC.vhd:100]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/OP_DEC.vhd:111]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/OP_DEC.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'op_dec' (1#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/OP_DEC.vhd:41]
INFO: [Synth 8-3491] module 'ctrl' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/CTRL.vhd:19' bound to instance 'control_spine' of component 'ctrl' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ctrl' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/CTRL.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (2#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/CTRL.vhd:61]
INFO: [Synth 8-3491] module 'sys_reg' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_REG.vhd:21' bound to instance 'system_reg' of component 'sys_reg' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:193]
INFO: [Synth 8-638] synthesizing module 'sys_reg' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_REG.vhd:68]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_REG.vhd:372]
INFO: [Synth 8-256] done synthesizing module 'sys_reg' (3#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_REG.vhd:68]
INFO: [Synth 8-3491] module 'reg_file' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/REG_FILE.vhd:20' bound to instance 'operand_fetch' of component 'reg_file' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:234]
INFO: [Synth 8-638] synthesizing module 'reg_file' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/REG_FILE.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/REG_FILE.vhd:56]
INFO: [Synth 8-3491] module 'alu' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ALU.vhd:19' bound to instance 'executor' of component 'alu' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:260]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ALU.vhd:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'fu_logic_flg_reg' and it is trimmed from '2' to '1' bits. [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ALU.vhd:334]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'fu_arith_flg_reg' in module 'alu' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ALU.vhd:261]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'fu_shift_flg_reg' in module 'alu' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ALU.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'flag_bus_o_reg' in module 'alu' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ALU.vhd:357]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ALU.vhd:73]
INFO: [Synth 8-3491] module 'MEM_ACC' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/MEM_ACC.vhd:20' bound to instance 'memory_access' of component 'mem_acc' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:303]
INFO: [Synth 8-638] synthesizing module 'MEM_ACC' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/MEM_ACC.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'MEM_ACC' (6#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/MEM_ACC.vhd:68]
INFO: [Synth 8-3491] module 'wb_unit' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/WB_UNIT.vhd:18' bound to instance 'write_back' of component 'wb_unit' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:336]
INFO: [Synth 8-638] synthesizing module 'wb_unit' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/WB_UNIT.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'wb_unit' (7#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/WB_UNIT.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'atlas_cpu' (8#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_CPU.vhd:72]
	Parameter clock_speed_g bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'system_cp' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYSTEM_CP.vhd:18' bound to instance 'system_coprocessor' of component 'system_cp' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_TOP.vhd:214]
INFO: [Synth 8-638] synthesizing module 'system_cp' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYSTEM_CP.vhd:99]
	Parameter clock_speed_g bound to: 50000000 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYSTEM_CP.vhd:148]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYSTEM_CP.vhd:167]
INFO: [Synth 8-3491] module 'sys_0_core' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_0_CORE.vhd:20' bound to instance 'system_ctrl_0' of component 'sys_0_core' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYSTEM_CP.vhd:198]
INFO: [Synth 8-638] synthesizing module 'sys_0_core' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_0_CORE.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sys_0_core' (9#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_0_CORE.vhd:45]
	Parameter clk_speed_g bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'sys_1_core' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_1_CORE.vhd:19' bound to instance 'system_ctrl_1' of component 'sys_1_core' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYSTEM_CP.vhd:229]
INFO: [Synth 8-638] synthesizing module 'sys_1_core' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_1_CORE.vhd:52]
	Parameter clk_speed_g bound to: 50000000 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_1_CORE.vhd:155]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_1_CORE.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'sys_1_core' (10#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYS_1_CORE.vhd:52]
INFO: [Synth 8-3491] module 'com_0_core' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/COM_0_CORE.vhd:21' bound to instance 'communication_ctrl_0' of component 'com_0_core' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYSTEM_CP.vhd:256]
INFO: [Synth 8-638] synthesizing module 'com_0_core' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/COM_0_CORE.vhd:62]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/COM_0_CORE.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'com_0_core' (11#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/COM_0_CORE.vhd:62]
INFO: [Synth 8-3491] module 'com_1_core' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/COM_1_CORE.vhd:21' bound to instance 'communication_ctrl_1' of component 'com_1_core' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYSTEM_CP.vhd:290]
INFO: [Synth 8-638] synthesizing module 'com_1_core' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/COM_1_CORE.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'com_1_core' (12#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/COM_1_CORE.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'system_cp' (13#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/SYSTEM_CP.vhd:99]
INFO: [Synth 8-3491] module 'mem_gate' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/MEM_GATE.vhd:19' bound to instance 'memory_gate' of component 'mem_gate' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_TOP.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mem_gate' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/MEM_GATE.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mem_gate' (14#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/MEM_GATE.vhd:57]
INFO: [Synth 8-3491] module 'boot_mem' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/BOOT_MEM.vhd:18' bound to instance 'bootloader_mem' of component 'boot_mem' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_TOP.vhd:314]
INFO: [Synth 8-638] synthesizing module 'boot_mem' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/BOOT_MEM.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'boot_mem' (15#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/BOOT_MEM.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'atlas_2k_top' (16#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_TOP.vhd:106]
	Parameter mem_size_g bound to: 16384 - type: integer 
INFO: [Synth 8-3491] module 'int_ram' declared at '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/INT_RAM.vhd:18' bound to instance 'internal_ram' of component 'int_ram' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_BASE_TOP.vhd:265]
INFO: [Synth 8-638] synthesizing module 'int_ram' [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/INT_RAM.vhd:35]
	Parameter mem_size_g bound to: 16384 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_ram' (17#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/INT_RAM.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'atlas_2k_base_top' (18#1) [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/ATLAS_2K_BASE_TOP.vhd:75]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[31]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[30]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[29]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[28]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[27]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[26]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[25]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[24]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[23]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[22]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[21]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[20]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[19]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[18]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[17]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[16]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[15]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[14]
WARNING: [Synth 8-3331] design int_ram has unconnected port i_adr_i[0]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[31]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[30]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[29]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[28]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[27]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[26]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[25]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[24]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[23]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[22]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[21]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[20]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[19]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[18]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[17]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[16]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[15]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[14]
WARNING: [Synth 8-3331] design int_ram has unconnected port d_adr_i[0]
WARNING: [Synth 8-3331] design boot_mem has unconnected port i_adr_i[15]
WARNING: [Synth 8-3331] design boot_mem has unconnected port i_adr_i[14]
WARNING: [Synth 8-3331] design boot_mem has unconnected port i_adr_i[13]
WARNING: [Synth 8-3331] design boot_mem has unconnected port i_adr_i[12]
WARNING: [Synth 8-3331] design boot_mem has unconnected port i_adr_i[11]
WARNING: [Synth 8-3331] design boot_mem has unconnected port i_adr_i[0]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_rw_i
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_adr_i[15]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_adr_i[14]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_adr_i[13]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_adr_i[12]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_adr_i[11]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_adr_i[0]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[15]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[14]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[13]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[12]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[11]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[10]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[9]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[8]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[7]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[6]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[5]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[4]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[3]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[2]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[1]
WARNING: [Synth 8-3331] design boot_mem has unconnected port d_dat_i[0]
WARNING: [Synth 8-3331] design system_cp has unconnected port cp_cmd_i[8]
WARNING: [Synth 8-3331] design system_cp has unconnected port cp_cmd_i[5]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[55]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[54]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[53]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[52]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[51]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[50]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[49]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[48]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[46]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[45]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[44]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[43]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[42]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[41]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[40]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[39]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[38]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[37]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[36]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[35]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[34]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[33]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[32]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[31]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[30]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[29]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[28]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[27]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[26]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[25]
WARNING: [Synth 8-3331] design wb_unit has unconnected port wb_ctrl_bus_i[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1513.176 ; gain = 151.633 ; free physical = 26749 ; free virtual = 275780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1513.176 ; gain = 151.633 ; free physical = 26746 ; free virtual = 275778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1521.176 ; gain = 159.633 ; free physical = 26745 ; free virtual = 275776
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "int_vector" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmr_thres_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "irq_mask_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_conf_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmr_cnt_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfsr_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfsr_poly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'spi_arb_state_reg' in module 'com_0_core'
INFO: [Synth 8-5544] ROM "uart_rx_bsy_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_arb_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dir_ctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dir_ctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element d_dat_o_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/BOOT_MEM.vhd:1076]
WARNING: [Synth 8-6014] Unused sequential element i_dat_o_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/BOOT_MEM.vhd:1083]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             start_trans |                              001 |                              001
              transmit_0 |                              010 |                              010
              transmit_1 |                              011 |                              011
                  finish |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_arb_state_reg' using encoding 'sequential' in module 'com_0_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1537.191 ; gain = 175.648 ; free physical = 26713 ; free virtual = 275746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 27    
	  16 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 51    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 32    
+---RAMs : 
	             128K Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 17    
	   4 Input     56 Bit        Muxes := 4     
	   7 Input     56 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 77    
	  15 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 14    
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 147   
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module op_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     56 Bit        Muxes := 16    
	   4 Input     56 Bit        Muxes := 4     
	   7 Input     56 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sys_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 20    
	   4 Input     16 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module reg_file 
Detailed RTL Component Info : 
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MEM_ACC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
Module wb_unit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module sys_0_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 59    
	   3 Input      1 Bit        Muxes := 1     
Module sys_1_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module com_0_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 11    
Module com_1_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---RAMs : 
	              512 Bit         RAMs := 2     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 31    
Module system_cp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
Module mem_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
Module boot_mem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module atlas_2k_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module int_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "is_zero" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul_res_o_reg, operation Mode is: (A*B)'.
DSP Report: register mul_res_o_reg is absorbed into DSP mul_res_o_reg.
DSP Report: operator mul_res_o0 is absorbed into DSP mul_res_o_reg.
INFO: [Synth 8-5544] ROM "lfsr_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmr_thres_zero" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element the_core_of_the_problem/bootloader_mem/i_dat_o_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/BOOT_MEM.vhd:1083]
WARNING: [Synth 8-6014] Unused sequential element the_core_of_the_problem/bootloader_mem/d_dat_o_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.srcs/sources_1/imports/rtl/BOOT_MEM.vhd:1076]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\the_core_of_the_problem/system_coprocessor /\communication_ctrl_0/uart_tx_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/system_ctrl_0/irq_sync_0_reg[7]' (FDR) to 'the_core_of_the_problem/system_coprocessor/system_ctrl_0/irq_sync_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/system_ctrl_0/irq_sync_1_reg[6]' (FDR) to 'the_core_of_the_problem/system_coprocessor/system_ctrl_0/irq_sync_1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\the_core_of_the_problem/system_coprocessor /\system_ctrl_0/irq_sync_0_reg[6] )
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[0]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[1]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[2]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[3]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[4]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[5]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[6]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[7]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[8]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[9]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[10]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[11]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[12]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[13]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cp_dat_i_sync_reg[14]' (FDR) to 'the_core_of_the_problem/cp_dat_i_sync_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\the_core_of_the_problem/cp_dat_i_sync_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\the_core_of_the_problem/cpu_core /\system_reg/xint_sync_reg[0] )
WARNING: [Synth 8-3332] Sequential element (control_spine/ex_ctrl_ff_reg[54]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ex_ctrl_ff_reg[53]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[55]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[54]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[53]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[46]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[45]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[44]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[43]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[41]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[40]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[39]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[38]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[37]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[36]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[34]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[33]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[32]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[31]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[29]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[28]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[27]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[26]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[25]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[24]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[23]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[22]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[21]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[20]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[19]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[9]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[8]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[5]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[4]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[3]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/ma_ctrl_ff_reg[2]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[55]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[54]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[53]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[52]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[51]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[50]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[49]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[48]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[46]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[45]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[44]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[43]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[42]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[41]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[40]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[39]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[38]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[37]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[36]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[35]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[34]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[33]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[32]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[31]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[30]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[29]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[28]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[27]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[26]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[25]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[24]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[23]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[22]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[21]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[20]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[19]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[13]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[12]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[11]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[10]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[9]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[8]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[7]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[6]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[5]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[4]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[3]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[2]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[1]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (control_spine/wb_ctrl_ff_reg[0]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (system_reg/xint_sync_reg[0]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (memory_access/adr_base_ff_reg[15]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (memory_access/adr_base_ff_reg[14]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (memory_access/adr_base_ff_reg[13]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (memory_access/adr_base_ff_reg[12]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (memory_access/alu_res_buf_reg[15]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (memory_access/alu_res_buf_reg[14]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (memory_access/alu_res_buf_reg[13]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (memory_access/alu_res_buf_reg[12]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (write_back/mem_adr_fb_reg[15]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (write_back/mem_adr_fb_reg[14]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (write_back/mem_adr_fb_reg[13]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (write_back/mem_adr_fb_reg[12]) is unused and will be removed from module atlas_cpu.
WARNING: [Synth 8-3332] Sequential element (write_back/mem_adr_fb_reg[11]) is unused and will be removed from module atlas_cpu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:04:04 . Memory (MB): peak = 1849.484 ; gain = 487.941 ; free physical = 26969 ; free virtual = 276048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+----------------------------------------------------+---------------+----------------+
|Module Name       | RTL Object                                         | Depth x Width | Implemented As | 
+------------------+----------------------------------------------------+---------------+----------------+
|boot_mem          | i_dat_o_reg                                        | 1024x16       | Block RAM      | 
|boot_mem          | d_dat_o_reg                                        | 1024x16       | Block RAM      | 
|atlas_2k_base_top | the_core_of_the_problem/bootloader_mem/i_dat_o_reg | 1024x16       | Block RAM      | 
|atlas_2k_base_top | the_core_of_the_problem/bootloader_mem/d_dat_o_reg | 1024x16       | Block RAM      | 
+------------------+----------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|int_ram:    | mem_file_reg | 8 K x 16(READ_FIRST)   | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name                                  | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|\the_core_of_the_problem/cpu_core            | operand_fetch/reg_file_mem_reg   | Implied   | 16 x 16              | RAM32M x 6   | 
|\the_core_of_the_problem/system_coprocessor  | communication_ctrl_1/rx_fifo_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|\the_core_of_the_problem/system_coprocessor  | communication_ctrl_1/tx_fifo_reg | Implied   | 32 x 16              | RAM32M x 3   | 
+---------------------------------------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/internal_ram/mem_file_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/internal_ram/mem_file_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/internal_ram/mem_file_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/internal_ram/mem_file_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/internal_ram/mem_file_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/internal_ram/mem_file_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/internal_ram/mem_file_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/internal_ram/mem_file_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/the_core_of_the_problem/bootloader_mem/i_dat_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/the_core_of_the_problem/bootloader_mem/d_dat_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:04:05 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 26972 ; free virtual = 276051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|int_ram:    | mem_file_reg | 8 K x 16(READ_FIRST)   | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name                                  | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|\the_core_of_the_problem/cpu_core            | operand_fetch/reg_file_mem_reg   | Implied   | 16 x 16              | RAM32M x 6   | 
|\the_core_of_the_problem/system_coprocessor  | communication_ctrl_1/rx_fifo_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|\the_core_of_the_problem/system_coprocessor  | communication_ctrl_1/tx_fifo_reg | Implied   | 32 x 16              | RAM32M x 3   | 
+---------------------------------------------+----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg_rep[4]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg_rep[0]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg_rep[3]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg_rep[1]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg_rep[2]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/rx_fifo_r_pnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg_rep[0]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg_rep[1]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg_rep[2]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg_rep[3]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg_rep[4]' (FDRE) to 'the_core_of_the_problem/system_coprocessor/communication_ctrl_1/tx_fifo_r_pnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cpu_core/control_spine/ex_ctrl_ff_reg[13]' (FDRE) to 'the_core_of_the_problem/cpu_core/control_spine/ex_ctrl_ff_reg[8]'
INFO: [Synth 8-3886] merging instance 'the_core_of_the_problem/cpu_core/control_spine/ir_backup_reg_reg[10]' (FDRE) to 'the_core_of_the_problem/cpu_core/control_spine/ex_ctrl_ff_reg[33]'
INFO: [Synth 8-4480] The timing for the instance internal_ram/mem_file_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance internal_ram/mem_file_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance internal_ram/mem_file_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance internal_ram/mem_file_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance internal_ram/mem_file_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance internal_ram/mem_file_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance internal_ram/mem_file_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance internal_ram/mem_file_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance the_core_of_the_problem/bootloader_mem/i_dat_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance the_core_of_the_problem/bootloader_mem/i_dat_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:04:06 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 26982 ; free virtual = 276061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:04:07 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 27010 ; free virtual = 276089
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:04:07 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 27009 ; free virtual = 276089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:04:07 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 27010 ; free virtual = 276089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:04:07 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 27011 ; free virtual = 276090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:04:07 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 27010 ; free virtual = 276089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:04:08 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 27011 ; free virtual = 276090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    49|
|3     |DSP48E1  |     1|
|4     |LUT1     |    46|
|5     |LUT2     |   122|
|6     |LUT3     |   245|
|7     |LUT4     |   149|
|8     |LUT5     |   291|
|9     |LUT6     |   556|
|10    |MUXF7    |    56|
|11    |MUXF8    |     1|
|12    |RAM32M   |    12|
|13    |RAMB18E1 |     1|
|14    |RAMB36E1 |     4|
|15    |FDRE     |  1087|
|16    |FDSE     |    34|
|17    |IBUF     |    53|
|18    |OBUF     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+-------------+------+
|      |Instance                   |Module       |Cells |
+------+---------------------------+-------------+------+
|1     |top                        |             |  2812|
|2     |  internal_ram             |int_ram      |     4|
|3     |  the_core_of_the_problem  |atlas_2k_top |  2648|
|4     |    bootloader_mem         |boot_mem     |     1|
|5     |    cpu_core               |atlas_cpu    |  1084|
|6     |      control_spine        |ctrl         |   767|
|7     |      executor             |alu          |    79|
|8     |      memory_access        |MEM_ACC      |   104|
|9     |      operand_fetch        |reg_file     |    20|
|10    |      system_reg           |sys_reg      |    72|
|11    |      write_back           |wb_unit      |    42|
|12    |    memory_gate            |mem_gate     |    17|
|13    |    system_coprocessor     |system_cp    |  1534|
|14    |      communication_ctrl_0 |com_0_core   |   534|
|15    |      communication_ctrl_1 |com_1_core   |   395|
|16    |      system_ctrl_0        |sys_0_core   |   286|
|17    |      system_ctrl_1        |sys_1_core   |   303|
+------+---------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:04:08 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 27011 ; free virtual = 276090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 757 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:04:08 . Memory (MB): peak = 1849.488 ; gain = 487.945 ; free physical = 27014 ; free virtual = 276094
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:04:08 . Memory (MB): peak = 1849.492 ; gain = 487.945 ; free physical = 27015 ; free virtual = 276094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 208 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:04:14 . Memory (MB): peak = 1935.516 ; gain = 615.387 ; free physical = 26969 ; free virtual = 276051
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/atlas_core/project_1/project_1.runs/synth_1/atlas_2k_base_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file atlas_2k_base_top_utilization_synth.rpt -pb atlas_2k_base_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1959.531 ; gain = 0.000 ; free physical = 26934 ; free virtual = 276019
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 12:07:29 2022...
