<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>FCSEL -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FCSEL</h2>
      <p class="aml">Floating-point Conditional Select (scalar).
This instruction allows the SIMD&amp;FP destination register to
take the value from either one or the other of two
SIMD&amp;FP source registers. If the condition passes,
the first SIMD&amp;FP source register value is taken, otherwise
the second SIMD&amp;FP source register value is taken.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
CPTR_EL2, and CPTR_EL3 registers,
and the current Security state and Exception level,
an attempt to execute the instruction might be trapped.</p>
    
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td colspan="2" class="lr">ftype</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td colspan="4" class="lr">cond</td><td class="l">1</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td class="droppedname">M</td><td/><td class="droppedname">S</td><td colspan="5"/><td colspan="2"/><td/><td colspan="5"/><td colspan="4"/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision<span class="bitdiff"> (ftype == 11)</span><span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="FCSEL_H_floatsel"/><p class="asm-code">FCSEL  <a href="#Hd" title="Is the 16-bit name of the SIMD&amp;amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Hd&gt;</a>, <a href="#Hn" title="Is the 16-bit name of the first SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Hn&gt;</a>, <a href="#Hm" title="Is the 16-bit name of the second SIMD&amp;amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Hm&gt;</a>, <a href="#cond_option" title="Is one of the standard conditions, encoded in the standard way, and ">&lt;cond&gt;</a></p></div><div class="encoding"><h4 class="encoding">Single-precision<span class="bitdiff"> (ftype == 00)</span></h4><a id="FCSEL_S_floatsel"/><p class="asm-code">FCSEL  <a href="#Sd" title="Is the 32-bit name of the SIMD&amp;amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Sd&gt;</a>, <a href="#Sn__5" title="Is the 32-bit name of the first SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Sn&gt;</a>, <a href="#Sm" title="Is the 32-bit name of the second SIMD&amp;amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Sm&gt;</a>, <a href="#cond_option" title="Is one of the standard conditions, encoded in the standard way, and ">&lt;cond&gt;</a></p></div><div class="encoding"><h4 class="encoding">Double-precision<span class="bitdiff"> (ftype == 01)</span></h4><a id="FCSEL_D_floatsel"/><p class="asm-code">FCSEL  <a href="#Dd" title="Is the 64-bit name of the SIMD&amp;amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Dd&gt;</a>, <a href="#Dn__4" title="Is the 64-bit name of the first SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Dn&gt;</a>, <a href="#Dm" title="Is the 64-bit name of the second SIMD&amp;amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Dm&gt;</a>, <a href="#cond_option" title="Is one of the standard conditions, encoded in the standard way, and ">&lt;cond&gt;</a></p></div><p class="pseudocode">if ftype == '10' || (ftype == '11' &amp;&amp; !IsFeatureImplemented(FEAT_FP16)) then UNDEFINED;

integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);

constant integer datasize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(ftype EOR '10');
bits(4) condition = cond;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hd&gt;</td><td><a id="Hd"/>
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hn&gt;</td><td><a id="Hn"/>
        
          <p class="aml">Is the 16-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hm&gt;</td><td><a id="Hm"/>
        
          <p class="aml">Is the 16-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;cond&gt;</td><td><a id="cond_option"/>
        <p>Is one of the standard conditions, encoded in the standard way, and 
          encoded in
          <q>cond</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">cond</th>
                <th class="symbol">&lt;cond&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0000</td>
                <td class="symbol">EQ</td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="symbol">NE</td>
              </tr>
              <tr>
                <td class="bitfield">0010</td>
                <td class="symbol">CS</td>
              </tr>
              <tr>
                <td class="bitfield">0011</td>
                <td class="symbol">CC</td>
              </tr>
              <tr>
                <td class="bitfield">0100</td>
                <td class="symbol">MI</td>
              </tr>
              <tr>
                <td class="bitfield">0101</td>
                <td class="symbol">PL</td>
              </tr>
              <tr>
                <td class="bitfield">0110</td>
                <td class="symbol">VS</td>
              </tr>
              <tr>
                <td class="bitfield">0111</td>
                <td class="symbol">VC</td>
              </tr>
              <tr>
                <td class="bitfield">1000</td>
                <td class="symbol">HI</td>
              </tr>
              <tr>
                <td class="bitfield">1001</td>
                <td class="symbol">LS</td>
              </tr>
              <tr>
                <td class="bitfield">1010</td>
                <td class="symbol">GE</td>
              </tr>
              <tr>
                <td class="bitfield">1011</td>
                <td class="symbol">LT</td>
              </tr>
              <tr>
                <td class="bitfield">1100</td>
                <td class="symbol">GT</td>
              </tr>
              <tr>
                <td class="bitfield">1101</td>
                <td class="symbol">LE</td>
              </tr>
              <tr>
                <td class="bitfield">1110</td>
                <td class="symbol">AL</td>
              </tr>
              <tr>
                <td class="bitfield">1111</td>
                <td class="symbol">NV</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sd&gt;</td><td><a id="Sd"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn&gt;</td><td><a id="Sn__5"/>
        
          <p class="aml">Is the 32-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sm&gt;</td><td><a id="Sm"/>
        
          <p class="aml">Is the 32-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd&gt;</td><td><a id="Dd"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn&gt;</td><td><a id="Dn__4"/>
        
          <p class="aml">Is the 64-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dm&gt;</td><td><a id="Dm"/>
        
          <p class="aml">Is the 64-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPEnabled64.0" title="function: CheckFPEnabled64()">CheckFPEnabled64</a>();
bits(datasize) result;

boolean condition_holds = <a href="shared_pseudocode.html#impl-shared.ConditionHolds.1" title="function: boolean ConditionHolds(bits(4) cond)">ConditionHolds</a>(condition);
result = if condition_holds then <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[n, datasize] else <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[m, datasize];

<a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, integer width] = bits(width) value">V</a>[d, datasize] = result;</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If PSTATE.DIT is 1:</p>
    <ul>
      <li>
        The execution time of this instruction is independent of:<ul>
            <li>
              The values of the data supplied in any of its registers.
            </li>
            <li>
              The values of the NZCV flags.
            </li>
          </ul>
        
      </li>
      <li>
        The response of this instruction to asynchronous exceptions does not vary based on:<ul>
            <li>
              The values of the data supplied in any of its registers.
            </li>
            <li>
              The values of the NZCV flags.
            </li>
          </ul>
        
      </li>
    </ul>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel
      ; Build timestamp: 2024-03-26T09:45
    </p><p class="copyconf">
      Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
