0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.sim/sim_1/behav/xsim/glbl.v,1523987381,verilog,,,,glbl,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/addrCounter.vhdl,1523987381,vhdl,,,,addrcounter,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/counter.vhdl,1523987381,vhdl,,,,counter,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/counterVert.vhd,1523987381,vhdl,,,,countervert,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/dvid.vhdl,1523987381,vhdl,C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/video.vhdl,,,dvid,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/lab1.vhdl,1523987381,vhdl,,,,lab1,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/scopeface.vhdl,1524159483,vhdl,,,,scopeface,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/tdms.vhdl,1523987381,vhdl,,,,tdms_encoder,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/vga.vhdl,1523987381,vhdl,,,,vga,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 1 Imports/video.vhdl,1523987381,vhdl,,,,video,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 2/Audio_Codec_Wrapper.vhd,1523987381,vhdl,,,,audio_codec_wrapper,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 2/Lab2_datapath_tb.vhd,1525041123,vhdl,,,,lab2_datapath_tb,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 2/TWICtl.vhd,1523987381,vhdl,,,,twictl;twiutils,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 2/audio_init.v,1523987381,verilog,,,,audio_init,,,../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_0;../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 2/i2s_ctl.vhd,1523987381,vhdl,,,,i2s_ctl,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 2/lab2_pack.vhdl,1523987381,vhdl,C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 2/Lab2_datapath_tb.vhd,,,lab2parts,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/code/filterBlock.vhd,1523987381,vhdl,C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/new/lab2_datapath.vhd,,,iir_biquad,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1523987381,verilog,,C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/imports/Lab 2/audio_init.v,,clk_wiz_0,,,../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_0;../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1523987381,verilog,,C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_0;../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,1523987382,verilog,,C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,clk_wiz_1,,,../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_0;../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,1523987382,verilog,,C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,,clk_wiz_1_clk_wiz,,,../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_0;../../../../fpgaKaraoke.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/ip/dft_0/sim/dft_0.vhd,1524671503,vhdl,,,,dft_0,,,,,,,,
C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Final Project/code/fpgaKaraoke/fpgaKaraoke.srcs/sources_1/new/lab2_datapath.vhd,1525296978,vhdl,,,,lab2_datapath,,,,,,,,
