Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: hidden_layer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hidden_layer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hidden_layer"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : hidden_layer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\ipcore_dir\mul_hid.vhd" into library work
Parsing entity <mul_hid>.
Parsing architecture <mul_hid_a> of entity <mul_hid>.
Parsing VHDL file "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\ipcore_dir\acticv_mul.vhd" into library work
Parsing entity <acticv_mul>.
Parsing architecture <acticv_mul_a> of entity <acticv_mul>.
Parsing VHDL file "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\shifter.vhd" into library work
Parsing entity <shifter>.
Parsing architecture <Behavioral> of entity <shifter>.
Parsing VHDL file "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\neuron_hid.vhd" into library work
Parsing entity <neuron_hid>.
Parsing architecture <Behavioral> of entity <neuron_hid>.
Parsing VHDL file "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\custom_pkg.vhd" into library work
Parsing package <custom_pkg>.
Parsing package body <custom_pkg>.
Parsing VHDL file "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\activation_hid_count.vhd" into library work
Parsing entity <activation_hid_count>.
Parsing architecture <Behavioral> of entity <activation_hid_count>.
Parsing VHDL file "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\hidden_layer.vhd" into library work
Parsing entity <hidden_layer>.
Parsing architecture <Behavioral> of entity <hidden_layer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <hidden_layer> (architecture <Behavioral>) from library <work>.

Elaborating entity <neuron_hid> (architecture <Behavioral>) from library <work>.

Elaborating entity <mul_hid> (architecture <mul_hid_a>) from library <work>.

Elaborating entity <activation_hid_count> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\activation_hid_count.vhd" Line 25: operations should be on the sensitivity list of the process

Elaborating entity <shifter> (architecture <Behavioral>) from library <work>.

Elaborating entity <acticv_mul> (architecture <acticv_mul_a>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\shifter.vhd" Line 38: Assignment to shifted_output ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hidden_layer>.
    Related source file is "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\hidden_layer.vhd".
INFO:Xst:3210 - "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\hidden_layer.vhd" line 68: Output port <active_output> of the instance <shift_map[2].shifter_map> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\hidden_layer.vhd" line 68: Output port <active_output> of the instance <shift_map[1].shifter_map> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\hidden_layer.vhd" line 68: Output port <active_output> of the instance <shift_map[0].shifter_map> is unconnected or connected to loadless signal.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_activate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bypass>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
Unit <hidden_layer> synthesized.

Synthesizing Unit <neuron_hid>.
    Related source file is "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\neuron_hid.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <neuron_hid> synthesized.

Synthesizing Unit <activation_hid_count>.
    Related source file is "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\activation_hid_count.vhd".
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_10_o_add_1_OUT> created at line 30.
WARNING:Xst:737 - Found 1-bit latch for signal <activation>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <count[7]_operations[7]_equal_1_o> created at line 25
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
Unit <activation_hid_count> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "C:\Users\sai\OneDrive\Project\Code\ANN_proto_final\shifter.vhd".
    Found 16-bit register for signal <shifter.temp_reg>.
    Found 16-bit register for signal <input_temp>.
    Found 16-bit register for signal <shifted_output_temp>.
    Found 32-bit register for signal <shifter.shift_counter>.
    Found 1-bit register for signal <acticv_mul_en>.
    Found 32-bit adder for signal <shifter.shift_counter[31]_GND_12_o_add_8_OUT> created at line 73.
    Found 32-bit comparator greater for signal <shifter.shift_counter[31]_GND_12_o_LessThan_2_o> created at line 57
    Found 32-bit comparator lessequal for signal <shifter.shift_counter[31]_GND_12_o_LessThan_3_o> created at line 61
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <shifter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 8-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 3
 16-bit register                                       : 9
 32-bit register                                       : 3
 8-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 7
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 6
 16-bit 2-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mul_hid.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/acticv_mul.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <mul_hid> for timing and area information for instance <mul_hid_map>.
Loading core <acticv_mul> for timing and area information for instance <acticv_mul_map>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1

Synthesizing (advanced) Unit <activation_hid_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <activation_hid_count> synthesized (advanced).

Synthesizing (advanced) Unit <shifter>.
The following registers are absorbed into counter <shifter.shift_counter>: 1 register on signal <shifter.shift_counter>.
Unit <shifter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 32-bit up counter                                     : 3
 8-bit up counter                                      : 1
# Registers                                            : 147
 Flip-Flops                                            : 147
# Comparators                                          : 7
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 48
 16-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    activation_hid_count_map/activation in unit <hidden_layer>
    count_en in unit <hidden_layer>
    bypass in unit <hidden_layer>


Optimizing unit <hidden_layer> ...

Optimizing unit <shifter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hidden_layer, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 251
 Flip-Flops                                            : 251

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : hidden_layer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 546
#      GND                         : 10
#      INV                         : 6
#      LUT1                        : 100
#      LUT2                        : 10
#      LUT3                        : 10
#      LUT4                        : 96
#      LUT5                        : 39
#      LUT6                        : 22
#      MUXCY                       : 142
#      VCC                         : 7
#      XORCY                       : 104
# FlipFlops/Latches                : 255
#      FD                          : 3
#      FDC                         : 192
#      FDCE                        : 56
#      LD                          : 3
#      LDE_1                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 42
# DSPs                             : 6
#      DSP48E1                     : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             255  out of  126800     0%  
 Number of Slice LUTs:                  283  out of  63400     0%  
    Number used as Logic:               283  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    331
   Number with an unused Flip Flop:      76  out of    331    22%  
   Number with an unused LUT:            48  out of    331    14%  
   Number of fully used LUT-FF pairs:   207  out of    331    62%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          44
 Number of bonded IOBs:                  43  out of    210    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                      6  out of    240     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)                       | Load  |
------------------------------------------------------------------------------+---------------------------------------------+-------+
layer<1>                                                                      | IBUF+BUFG                                   | 1     |
clk                                                                           | BUFGP                                       | 257   |
bypass_G(bypass_G:O)                                                          | NONE(*)(bypass)                             | 1     |
count_en_G(count_en_G:O)                                                      | NONE(*)(count_en)                           | 1     |
activation_hid_count_map/activation_G(activation_hid_count_map/activation_G:O)| NONE(*)(activation_hid_count_map/activation)| 1     |
------------------------------------------------------------------------------+---------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.363ns (Maximum Frequency: 297.309MHz)
   Minimum input arrival time before clock: 4.283ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.363ns (frequency: 297.309MHz)
  Total number of paths / destination ports: 10555 / 463
-------------------------------------------------------------------------
Delay:               3.363ns (Levels of Logic = 9)
  Source:            shift_map[0].shifter_map/shifter.shift_counter_0 (FF)
  Destination:       shift_map[0].shifter_map/acticv_mul_en (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: shift_map[0].shifter_map/shifter.shift_counter_0 to shift_map[0].shifter_map/acticv_mul_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.478   0.939  shift_map[0].shifter_map/shifter.shift_counter_0 (shift_map[0].shifter_map/shifter.shift_counter_0)
     LUT5:I0->O            1   0.124   0.000  shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_lut<0> (shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<0> (shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<1> (shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<2> (shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<3> (shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<4> (shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<5> (shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<5>)
     MUXCY:CI->O           1   0.334   0.716  shift_map[0].shifter_map/Mcompar_shifter.shift_counter[31]_INV_18_o_cy<6> (shift_map[0].shifter_map/shifter.shift_counter[31]_INV_18_o)
     LUT5:I2->O            1   0.124   0.000  shift_map[0].shifter_map/acticv_mul_en_rstpot (shift_map[0].shifter_map/acticv_mul_en_rstpot)
     FD:D                      0.030          shift_map[0].shifter_map/acticv_mul_en
    ----------------------------------------
    Total                      3.363ns (1.708ns logic, 1.655ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'layer<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 1)
  Source:            layer<0> (PAD)
  Destination:       shift_activate (LATCH)
  Destination Clock: layer<1> rising

  Data Path: layer<0> to shift_activate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.439  layer_0_IBUF (layer_0_IBUF)
     LDE_1:GE                  0.139          shift_activate
    ----------------------------------------
    Total                      0.579ns (0.140ns logic, 0.439ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 220 / 158
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 3)
  Source:            image<7> (PAD)
  Destination:       sec_inst (DSP)
  Destination Clock: clk rising

  Data Path: image<7> to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   0.001   0.560  image_7_IBUF (image_7_IBUF)
     begin scope: 'neuron_map[2].neurons/mul_hid_map:a<7>'
     begin scope: 'neuron_map[2].neurons/mul_hid_map/blk00000001:A<7>'
     SEC:in                    3.722          sec_inst
    ----------------------------------------
    Total                      4.283ns (3.723ns logic, 0.560ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bypass_G'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              0.892ns (Levels of Logic = 2)
  Source:            layer<0> (PAD)
  Destination:       bypass (LATCH)
  Destination Clock: bypass_G falling

  Data Path: layer<0> to bypass
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.756  layer_0_IBUF (layer_0_IBUF)
     LUT3:I0->O            1   0.124   0.000  bypass_D (bypass_D)
     LD:D                      0.011          bypass
    ----------------------------------------
    Total                      0.892ns (0.136ns logic, 0.756ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count_en_G'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              0.885ns (Levels of Logic = 2)
  Source:            layer<1> (PAD)
  Destination:       count_en (LATCH)
  Destination Clock: count_en_G falling

  Data Path: layer<1> to count_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.749  layer_1_IBUF (layer_1_IBUF)
     LUT3:I0->O            1   0.124   0.000  count_en_D (count_en_D)
     LD:D                      0.011          count_en
    ----------------------------------------
    Total                      0.885ns (0.136ns logic, 0.749ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'activation_hid_count_map/activation_G'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              2.695ns (Levels of Logic = 4)
  Source:            input_neurons<5> (PAD)
  Destination:       activation_hid_count_map/activation (LATCH)
  Destination Clock: activation_hid_count_map/activation_G falling

  Data Path: input_neurons<5> to activation_hid_count_map/activation
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.939  input_neurons_5_IBUF (input_neurons_5_IBUF)
     LUT6:I0->O            2   0.124   0.945  activation_hid_count_map/count[7]_operations[7]_equal_1_o81 (activation_hid_count_map/count[7]_operations[7]_equal_1_o8)
     LUT6:I0->O            2   0.124   0.427  activation_hid_count_map/count[7]_operations[7]_equal_1_o83 (activation_hid_count_map/count[7]_operations[7]_equal_1_o)
     LUT2:I1->O            1   0.124   0.000  activation_hid_count_map/activation_D (activation_hid_count_map/activation_D)
     LD:D                      0.011          activation_hid_count_map/activation
    ----------------------------------------
    Total                      2.695ns (0.384ns logic, 2.311ns route)
                                       (14.2% logic, 85.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock activation_hid_count_map/activation_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.955|         |
count_en_G     |         |         |    1.310|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bypass_G
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
activation_hid_count_map/activation_G|         |         |    1.208|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bypass_G       |         |    3.247|         |         |
clk            |    3.363|         |         |         |
count_en_G     |         |    2.123|         |         |
layer<1>       |    2.287|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock count_en_G
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
activation_hid_count_map/activation_G|         |         |    1.323|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock layer<1>
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
activation_hid_count_map/activation_G|         |    1.062|         |         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.32 secs
 
--> 

Total memory usage is 443488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    5 (   0 filtered)

